'Aware clock' presentation slideshows

Through-Silicon-Via-Induced Obstacle-Aware Clock Tree Synthesis for 3D ICs

Through-Silicon-Via-Induced Obstacle-Aware Clock Tree Synthesis for 3D ICs. Xin Zhao and Sung Kyu Lim School of Electrical and Computer Engineering Georgia Institute of Technology, Atlanta, GA 30332, U.S.A . ASP-DAC 2012. Outline. Introduction Preliminaries Algorithm

387 views • 18 slides