1 / 3

Efficient FPGA Trigger Condition Implementation for Complex Patterns

Implementing a ¾ trigger with three "AND" and one "NOT" condition leads to thousands of trigger conditions for FPGA. Adding more tracks complicates the design. Learn how to efficiently handle multiple tracks in pipeline mode using "AND" logic for accurate pattern fitting.

rianne
Download Presentation

Efficient FPGA Trigger Condition Implementation for Complex Patterns

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Problem when we using three out of four trigger For example : a track pattern The original plan is using three “AND” and one ”NOT” description to make a ¾ trigger There will have about 5000 trigger conditions need to put into FPGA for this plan.

  2. Problem when we using three out of four trigger Now add another track The ¾ design will become

  3. How to solve this problem Assume now we have several tracks fire the same st1,2,4 hodo paddle. Put all this conditions into pipeline mode and using “AND” to force all the hodo fire pattern fit the ¾ condition

More Related