1 / 5

TOPS PROJECT

The TOPS Project, funded by DARPA from 1991 to 1997, aims to achieve the highest level of dependability in design through advanced high-level synthesis techniques. Led by renowned researchers at the University of Texas at Austin, including LaNae Avra, Nur Touba, and Subhasish Mitra, this initiative focuses on improving self-test capabilities, exploring scan dependence, and enhancing logic synthesis techniques. The project also emphasizes testability-driven factoring and the development of methods such as concurrent error detection in multi-level circuits, preparing a new generation of engineers in the field.

renee
Download Presentation

TOPS PROJECT

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. TOPS PROJECT Nur A. Touba Computer Engineering Research Center Department of Electrical and Computer Engineering University of Texas at Austin

  2. TOPS PROJECT • TOPS = Totally Optimized Synthesis • Address Dependability at Highest Possible Level of Design • Funded by DARPA, 1991-1997 • Students Involved • LaNae Avra • Nur Touba • Rob Norwood • Nirmal Saxena • Subhasish Mitra • CRC Visitors • Laurent Gerrbaux • Jean-Charles Giomi • Francoise Martinolle

  3. TOPS PROJECT • High-Level Synthesis Techniques • Enhance Self-Test Capability • Exploit Scan Dependence • Orthogonal Scan

  4. TOPS PROJECT • Logic Synthesis Techniques • Testability Driven Factoring • Improve Random Pattern Testability • Reduce Test Points • Deterministic BIST • Bit-Fixing to Embed Test Patterns for r.p.r. Fault • Scan Synthesis for One-Hot Signals • Concurrent Error Detection in Multi-Level Circuits

  5. CRC EMPHASIS • Clearly Presenting Results • Written • Oral

More Related