1 / 12

Powerpoint Templates

Low Power Adders and Multipliers Dr. Elwin Chandra Monie. Powerpoint Templates. Full adder designs. Conventional CMOS Logic. Complementary Pass transistor Logic (CPL). When gate=0 output is Undefined P D = V dd V swing C node f V swing = V dd – V th nMOS Pass transistor logic

raphael-park
Download Presentation

Powerpoint Templates

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Low Power Adders and Multipliers Dr. Elwin Chandra Monie Powerpoint Templates

  2. Full adder designs

  3. Conventional CMOS Logic

  4. ComplementaryPass transistor Logic (CPL) When gate=0 output is Undefined PD=VddVswingCnodef Vswing =Vdd –Vth nMOS Pass transistor logic Power less compared to Conventional CMOS

  5. Double Pass Transistor Logic (DPL) nMOS in parallel with pMOS

  6. Differential Cascode Voltage Switch Logic (DCVSL) Since input drive only nMOS The input capacitance is two Or three times smaller than CMOS

  7. Power, Delay performance of4-bit ripple carry adder

  8. Power performance of 16-bit Adders

  9. Power performance inmultipliers

  10. Average gate output transitions

  11. Ref: Designing CMOS Circuits for Low Power -DimitriosSoudris, Christian Piguet and Costas Goutis Springer International Edition, 2002

More Related