GAUT: Génération Automatic d’Unité de Traitement. ECE 667 Fall 2014 Synthesis and Verification of Digital Circuits. Design flow for DSP applications. High-level Model (C, Matlab ). High-Level Synthesis. RTL Model. Logic Synthesis. Structural Netlist (Gate-Level).
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
ECE 667Fall 2014Synthesis and Verificationof Digital Circuits
GAUT is compatible with XST for logic synthesis and Placement-& Rout ISE for physical synthesis
high-level synthesis flow
Back to Flow
You can also see the active time of each operator on the Gantt chart
Multiplier mul.2 performed operations mul_op0 [0-20)and mul_op2 [20-40)
register.3 saved variables temp [10-50), temp000001 , ex