1 / 7

Summer Research Progress: Week 3 – DSP vs FPGA

Follow the progress of summer research analyzing cost differences between DSP and FPGA chips for signal processing. Learn about the prices of various chips and the challenges in programming them. Updates on project parts and data management strategies.

paulpena
Download Presentation

Summer Research Progress: Week 3 – DSP vs FPGA

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. URL: Summer Research Progress: Week 3 – DSP vs FPGA Ross Keyes, Ajo Maret Department of Electrical and Computer Engineering Temple University

  2. Cost comparisons • All values are taken from the Digi-key website • Texas Instruments C5505 (our chip): $11.50 • Texas Instruments C5515: $14.00 • Xilinx Spartan 3A: $5.50 - 70.92 • Xilinx Spartan 2: $7.10 - 30.15 • Xilinx Vertex 4: $109 - 5,856 • Xilinx Vertex 5: $240 – 11,734

  3. Data • The data must come in to the program in manageable sizes • The original signal might be simply to huge for the computer to handle • However I/O adds a significant amount of time to the process • The more data you can store in memory the faster the program will run

  4. Simulink Flow-Chart (SysGen):

  5. Result:

  6. DSP C programming – not as simple as it seems • Even though the DSP is programmed in C, a lot of rules are different • fopen, fread, and fwrite functions do not seem to work • Figuring out file I/O in the DSP board is the next great challenge

  7. Status of Project Parts • FPGA is close to running filtering algorithm • Ran basic program on vertex 4 early in the week • Need to get Spartan board talking to lab computer • File I/O and data buffering are working in Matlab and Simulink • C program has Binary file I/O (Linux) • DSP is a little ways off • Lots of research needs to be done on programming for the DSP • C programming advances on computer are not directly applicable to advances for the DSP

More Related