1 / 17

Transient Scheduling of Single Armed Cluster Tools: Algorithms for Wafer Residency Constraints

Transient Scheduling of Single Armed Cluster Tools: Algorithms for Wafer Residency Constraints. James R. Morrison 2013.08. Outline. Introduction Literature Review LP Formulation Branch and Bound Algorithm Conclusion. Introduction. Motivation

nura
Download Presentation

Transient Scheduling of Single Armed Cluster Tools: Algorithms for Wafer Residency Constraints

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Transient Scheduling of Single Armed Cluster Tools: Algorithms for Wafer Residency Constraints James R. Morrison 2013.08

  2. Outline • Introduction • Literature Review • LP Formulation • Branch and Bound Algorithm • Conclusion

  3. Introduction • Motivation • World semiconductor revenue was $307 billion in 2011.* • It is expected to grow into $344 billion by 2014.** • With optimal scheduling policy, we can increase productivity AND improve wafer quality. • Cluster tools * Garner, Inc. http://www.gartner.com/it/page.jsp?id=1986016 ** International Data Corporation (IDC) http://news.softpedia.com/news/IDC-Estimates-Semiconductor-Market-at-344-Billion-by- 2014-146865.shtml

  4. Introduction • Topic Non-cyclic scheduling of single armed cluster tools with wafer delay constraints • Example of wafer delay constraint • Wafer delay = unloading time – finish processing time <= 10 • Process time in Chamber 1 is 10 • Process time in Chamber 2 is 50 • Objective • Minimize total makespan while not violating the wafer delay constraints • Minimize total wafer delays • Method • Given a robot sequence, how to set the robot activity timings? -> LP • What is the optimal robot sequence that achieves the two objectives? ->B&B Input load lock Chamber 1 Chamber 2 Output load lock

  5. Literature Review Q1: Given a robot task sequence, how to schedule each activity? • Scheduling analysis of time-constrained dual-armed cluster tools • IEEE Transactions on semiconductor manufacturing, 2003 • Steady state analysis with LP • A Petri Net method for schedulability and scheduling problems in single-arm cluster tools with wafer residency time constraints • IEEE Transaction on semiconductor manufacturing, 2008 • Backward sequence, s-s only, complex calculation Conclusion: We need to find a systematic approach that can solve the problem for the entire makespan.

  6. Literature Review Q2: What is the optimal robot sequence that gives min makespan while meeting the wafer delay constraints? • Try and error-based scheduling algorithm for cluster tools of wafer fabrications with residency time constraints • Journal of Central South University, 2012 • Not optimal, heuristics • A Petri net-based modeling and scheduling with a branch and bound algorithm • Proceedings of the IEEE Conference on Systems, Man, and Cybernetics, 2012. • Imposed time window for some specific PM as a constraint. • Minimizing wafer delay is not the objective. Conclusion: We want to find an optimal robot sequence that minimizes total makespan AND total wafer delays.

  7. LP Formulation: Notations • Variables • Key strategy • Given the robot action sequence, we delay some wafer loading to minimize wafer delays.

  8. LP Formulation: Objective Functions • Two stage linear programming 1) LP 1 • Objective • Minimize total makespan • Constraints • Not violating wafer delay constraints (next page) 2) LP 2 • Objective • Minimize total wafer delays • Constraints • Same with LP 1 • Makespan <= Minimum makespan

  9. LP Formulation: Constraints

  10. LP Formulation: Performance

  11. 4,0,0,0 0,0,1,3 0,0,1,3 0,0,1,3 0,0,1,3 0,0,1,3 0,0,1,3 0,0,1,3 0,0,1,3 1,1,1,1 2,0,0,2 Branch and Bound (B&B) 0,0,0,4 0,0,0,4 0,0,0,4 0,0,0,4 0,0,0,4 0,0,0,4 3,1,0,0 0,0,0,4 0,0,0,4 1,1,0,2 1,1,0,2 3,0,1,0 1,0,1,2 1,0,1,2 • Enumeration of all candidate solutions 3,0,0,1 2,1,1,0 2,1,0,1 0,1,1,2 0,1,1,2 1,0,0,3 1,0,0,3 2,1,0,1 0,1,0,3 0,1,0,3 0,1,0,3 0,1,0,3 2,0,1,1 2,0,1,1 1,1,1,1 2,0,0,2 1,1,0,2 1,1,0,2 1,0,1,2 1,0,1,2 0,1,1,2 0,1,1,2 1,0,0,3 1,0,0,3 0,1,0,3 0,1,0,3 0,1,0,3 0,1,0,3

  12. Branch and Bound (B&B) • Problem • Have too many nodes. • We need to discard fruitless candidates as early as possible. • How? • Upper Bound (UB) • Lower Bound (LB) • Feasibility Check

  13. Upper bound in B&B • Upper bound is found by heuristics. • Idea: use robot sequences inspired by s-s sequence. • The number of branches to be considered is reduced dramatically. • Complete enumeration of all the possible sequences. • For m=6, there are less than 120 different sequences. • Run LP for every possibilities. • For m=5, n=25, less than 8 seconds is needed. • It is upper bound because • The sequence is feasible for wafer delay constraints. • It gives relatively small makespanso that sequences have larger makespan can be discarded. • Example • =30, =50, =40, =80, =100 • =====1 • ε = δ = 1 • Solution: s-s robot sequence=5,4,1,3,2,0; makespan=2886, total wafer delay=0

  14. Lower bound in B&B • Lower bound is found by utilizing the existing literature. • Idea: apply [2012, Uno, et al.]* dynamic programming (DP) • For each node, run DP to find the minimum makespan. • It is lower bound because • there is no other sequence that gives smaller makespan. • If LB>UB, then discard the node. • Example * Uno Wikborg, and Tae-Eog Lee. “Non-cyclic scheduling for timed discrete event systems with application to single-armed cluster tools using Pareto-optimal optimization”, accepted for publication in IEEE Transactions on Automation Science and Engineering

  15. Feasibility check for B&B • Idea: use LP to check feasibility for the survived nodes. • For the survived nodes, we track its sequence from origin to the end. • Then LP is applied to ensure the wafer delay constraints. • If LP results in an infeasible solution, discard the node. • Example • When m=4, n=25, about 560 nodes are discarded from the feasibility check. • B&B application examples Time unit: second

  16. Branch and Bound Performance Evaluation • Computational efficiency • Tightness of LB and UB

  17. Conclusion • Contribution • If a robot sequence is given, we know whether it`s schedulable under any wafer residency delay constraints and how to schedule it. • If we want to find a robot sequence that minimizes throughput while not violating wafer residency delay constraints, apply B&B. • If B&B shows low computational efficiency, use heuristics to get a good solution. • Future work • We may extend the work into the following features. • Dual arm cluster tools • Wafer reentrance or different wafer flow patterns • Multi cluster tools

More Related