slide1 n.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
Dan Werthimer University of California, Berkeley PowerPoint Presentation
Download Presentation
Dan Werthimer University of California, Berkeley

Loading in 2 Seconds...

  share
play fullscreen
1 / 74
mohammad-wilder

Dan Werthimer University of California, Berkeley - PowerPoint PPT Presentation

0 Views
Download Presentation
Dan Werthimer University of California, Berkeley
An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

  1. FPGA based instrumentation for Correlators, Spectrometers, and VLBI(how to build eight radio astronomy instruments in two years) Dan Werthimer University of California, Berkeley http://seti.berkeley.edu

  2. Our research group is really 3 groups • SETI (plus primordial black holes, HI mapping) • Public Participation Scientific Computing • CASPER – Center for Astronomy Signal Processing and Electronics Research

  3. UC Berkeley SETI Programs

  4. The SETI@home Client

  5. SETI@home Statistics TOTAL RATE

  6. Public Participation Supercomputing Group David Anderson, Rom Walton, SETI Group • aka Distributed Computing • aka “edge resource aggregation”)

  7. BOINC: NSF • Berkeley Open Infrastructure for Network Computing • General-purpose distributed computing framework. • Open source. • Will make distributed computing accessible to those who need it. (Starting from scratch is hard!)

  8. Projects • Astronomy • SETI@home (Berkeley) • Astropulse (Berkeley) • Einstein@home: gravitational pulsar search (Caltech,…) • PlanetQuest (SETI Institute) • Stardust@home (Berkeley, Univ. Washinton,…) • Earth science • Climateprediction.net (Oxford) • Biology/Medicine • Folding@home, Predictor@home (Stanford, Scripts) • FightAIDSathome: virtual drug discovery • Physics • LHC@home (Cern) • Other • Web indexing/search • Internet Resource mapping (UC Berkeley)

  9. Where's the computing power? your computers home PCs academic business • 2010: 1 billion Internet-connected PCs • 55% privately owned • If 100M participate: • 100 PetaFLOPs, 1 Exabyte (10^18) storage

  10. CASPER: Center for Radio Astronomy Signal Processing and Electronics Research Henry Chen, Daniel Chapman, Pat Crescini, Pierre Droz, Kirsten Meder, Vinayak Nagpal, Arash Parsa, Aaron Parsons, Andrew Siemion, Dan Werthimer Radio Astronomy Lab: Don Backer, Paul Demorest, Matt Dexter, Carl Heiles, David McMahon, Mel Wright, Lynn Urry Berkeley Wireless Research Center: Bob Broderson, Chen Chang, John Wawrzynek SETI Institute: Dave Deboer, Gerry Harp Collaborators: Jeff Mock, NAIC, NRAO, ATNF, JPL/DSN, Harvard/Smithsonian/CFA, MIT/Haystack, GMRT, Caltech, South Africa KAT

  11. CASPER Real-time Signal Processing Instrumentation(NSF ATI, MRI) • Low NRE, shared by the community • Rapid development (8 instruments / 2 years) • Open-source, collaborative • Reusable, platform-independent gateware • Modular, upgradeable hardware • Industry standard communication protocols • Low Cost

  12. MOTIVATIONATA, SKA, Focal Plane Arrays, SETI,need >> PetaOp/sec Instruments take a long time to build, very high NRE

  13. MWA XNTD PAPER FAST PAST LAR LWA The Radio Revolution

  14. Allen Telescope Array • 6.1-meter offset Gregorian (2.4-meter secondary)

  15. ATA-42 Operational This Fall

  16. The Problem with the CurrentHardware Development Model • Takes 5 years • Cost Dominated by NRE because of custom Boards, Backplanes, Protocols • Antiquated by the time it’s released.

  17. Solution: • Modular Hardware • Low number of board designs • Can be upgraded piecemeal or all together • Reusable • Standard signal processing model which is consistent between upgrades.

  18. Solution: use FPGA’s1 FPGA = 100 Pentium, 1/500 the power per op Moores Law for FGPA’s 3X improvement per year!

  19. Compute Module Diagram

  20. Platform-Independent, Parameterized Gateware • What is Gateware? • Design logic of FPGAs (between hardware and software) • Need libraries for signal processing which don’t have to be rewritten every hardware generation. • Matlab Simulink!

  21. Biplex Pipelined FFT • Uses 1/6 the resources of the Xilinx module.

  22. FFT controls Simulink Library – Aaron Parsons • Verilog Library – Jeff Mock • Transform length • Bandwidth • Complex or Real • Number of Polarizations • Input bit width and output bit width • twiddle coefficient bit width • Run-time programmable down-shifting • Decimate option

  23. Filter Response: PFB vs. FFT

  24. PFB vs. FFT

  25. Additional PFB controls • (Aaron Parsons, Jeff Mock) • Filter overlap • Width of filter coefficients • Window function for filter (hamming, hanning, etc.) • Import filter coefficients for custom filter performance

  26. Digital Down-Converter • Selectable # of FIR taps • On-the-fly programmable mix frequency • Selectable FIR coeff • Agile sub-band selection.

  27. X-Engine Correlation Architecture (Lynn Urry, Aaron Parsons)

  28. X-Engine Architecture:applied to an arbitrary sized antenna array

  29. Hardware and Software Librarieslegend:

  30. Applications

  31. Global Interconnects • Commercial 10GBe switch from HP, Fujitsu, Foundry, Extreme Networks, Force 10 • Packet switched, non-blocking • <= 224 ports (4X) per chassis • Up to 10,000 ports in a system • 200~1000 ns switch latency • 400~1200 ns FPGA to FPGA latency • ~ 2.88Tbps full duplex constant cross section bandwidth • $600 per port

  32. BeowulfCluster Like General Purpose Architechture Dynamic Allocation of Resources, need not be FPGA based

  33. Targeted Applications • Moderate to high-bandwidth problems • For low bandwidths, just use CPUs • Lower to mid-scale computation • For very large applications (SKA), may be more cost effective to design ASICs • Rapid Development

  34. Applications • VLBI Mark 5B data recorder - Haystack – 500 MHz • Beamforming – SMA – Vinayak Nagpal, Jonathan Weintroub • SETI – Arecibo (UCB) JPL/UCB DSN (Preston, Gulkis, Levin, Jones) • Correlators and Imagers: ATA (Mel Wright) Reionization Experiment (Backer, Bradley…) Carma Next Gen (Dave Hawkins, Caltech) SKA demonstrator South Africa (Justin Jonas)

  35. VLBI Digitizer-Channelizer for Mark5Haystack: Shep Doeleman, Brian Fanous, Alan Rogers, Alan Whitney UCB: Henry Chen, Aaron Parsons, Pierre Droz • Interfaces to MARK 5 data recorder • 500 MHz bandwidth * 2 IF’s (Only 1 IF now) • 16 or 32 channels per IF • Polyphase Filter Bank