interface design pcb design tips n.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
Interface Design PCB Design Tips PowerPoint Presentation
Download Presentation
Interface Design PCB Design Tips

Loading in 2 Seconds...

play fullscreen
1 / 16

Interface Design PCB Design Tips - PowerPoint PPT Presentation


  • 111 Views
  • Uploaded on

Interface Design PCB Design Tips. Omid Fatemi. Outline. IC Technology. TTL NMOS CMOS BiCMOS. IC Fan-Out. Fan-out (low) = . Example. Capacitance Derating. Capacitance of IC pins (5 to 7 pF) I = CVF Each 50 – 100 pF capacitor extra 3 ns delay. Example. Ground Bounce.

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about 'Interface Design PCB Design Tips' - mavis


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
ic technology
IC Technology
  • TTL
  • NMOS
  • CMOSBiCMOS
ic fan out
IC Fan-Out
  • Fan-out (low) =
capacitance derating
Capacitance Derating
  • Capacitance of IC pins (5 to 7 pF)
  • I = CVF
  • Each 50 – 100 pF capacitor
    • extra 3 ns delay
transient current
Transient Current
  • I = C (dV/dt)
  • Change in V  peak in I
  • Decoupling capacitormake less change in V
  • .01 - .1 microF between Vcc and Gnd
cross talk
Cross-talk
  • More distance
  • Shorter
  • Ground lines between traces
high speed design
High Speed Design
  • Between CPU and Cache
  • Short cycle and access time required
    •  zero wait state
  • Timing analysis required
  • Assume: CPU 60MHz, access time: 10ns
timing analysis
Timing Analysis
  • tflight = tclock skew + tpropagation delay + trise time
    • Clock skew:
      • Difference in rising and falling edge of clock cycle for different components
    • Propagation delay
      • RC analysis
      • Transmission line analysis
    • Rise time
      • Speed of component driving the line
      • External capacitive loading should be considered
problems
Problems
  • 4, 5, 21, 37
  • 40, 42