1 / 28

Hardware-based CIL-machine - PowerPoint PPT Presentation

  • Uploaded on

Hardware-based CIL-machine. Nizhniy Novgorod State University, Russia Laboratory of Physical Fundamentals and Technologies of Wireless Communications. reporter: Maxim Shuralev max@wl.unn.ru Head of the project: Dr. Alexey Umnov umnov@wl.unn.ru. Hardware CIL processor project team.

I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
Download Presentation

PowerPoint Slideshow about 'Hardware-based CIL-machine' - manju

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
Slide1 l.jpg



Nizhniy Novgorod State University, Russia

Laboratory of Physical Fundamentals and Technologies of Wireless Communications

reporter: Maxim Shuralev


Head of the project: Dr. Alexey Umnov


Hardware cil processor project team l.jpg
Hardware CIL processor project team

  • Hardware:

  • Maxim Shuralev, Maxim Sokolov, Dmitry Mordvinov

  • (NNSU, Wireless Lab)

  • Software, workloads and tools:

  • Andrey Eltsov (NNSU, Wireless Lab),

  • Roman Mitin, Sergey Lyalin, Sergey Galkin,

  • Ilia Golubev (NNSU, IT Lab)

  • Support:

  • Dmitry Golovachev, Svetlana Surova, Elena Pankratova

  • (NNSU, Wireles Lab)

  • Consultants:

  • Aliaksei Chapyzhenka (Intel), Dmitry Ragozin (Intel),

  • Sergey Chernyshov (Nizhniy Novgorod State Technology University)

  • Head of Wireless Lab: Alexey Umnov

Slide3 l.jpg



Architecture of the CIL processor

Description of the DSP core

Description of the CIL core

Speed up features of the CIL core

a metainformation cache

a hardware stack

a hardware type control engine

Garbage collector implementation

Example of DSP workload for the processor

Development board for processor implementation

HW Implementation results

Software support & libraries

Conclusion and comparison

Slide4 l.jpg


  • port of the .NET engine

  • to

  • energy-efficient low-power mobile platform

  • advantages and disadvantages of stack-based CIL engine:

    • maximum execution speed of CIL instructions can not be more than one instruction per clock

    • the stack engine is the most simplest way to execute some machine code, as instruction decoding and processor structure is very simple

    • limited ability for parallel instruction execution

    • low complexity and low power consumption

Slide5 l.jpg


application target and target market

.NET is intended for different Web-oriented services, distributed business databases, online transactions, CRM system support and etc.

CIL processor is not supposed to compete with desktop processors and PDAs by performance – but it is great for mobile market and digital home!

The target is end-user specialized and oriented for:


Web-terminals, Web-browsers, interactive TV,


Slide6 l.jpg


  • requirements for the CIL processor

  • Execute the .NET (CIL) code directly

  • .NET is native code

  • Consume low power from power supply

  • Mobile low power devices

  • Effectively handle DSP tasks

  • New generation of

  • interactive multimedia mobile devices

Slide7 l.jpg


High-level structure of the CIL processor implementation

Programmers model

Slide8 l.jpg


High-level hardware structure of the CIL processor

Hardware structure

Slide9 l.jpg


  • Why DSP-based ?

  • Is it a waste of time during development or a necessary thing for digital home?

  • As CIL processor is an excellent solution for digital home

  • Pro:

    • We have firmware layer for executing

      very complex CIL instructions

    • increased in 5-10 times performance

      in multimedia applications

  • Contra:

  • increased development time

  • We need to implement only

    • “standard” CIL set, not DSP

Slide10 l.jpg


  • Why DSP-based ?

  • Hardware implementation

  • Pro:

    • Effective & low-power computational kernel

    • Good mapping “CIL instruction -> DSP instruction”

    • Low power consumption in multimedia tasks

    • Similar technology to existing and efficient ARM/Java Jazelle

  • Contra:

  • Only serial instruction execution

  • (as we have CIL stack based instruction set and do not want to use superscalar techniques)

Slide11 l.jpg


  • Why DSP-based ?

    • “2-in-1”: 2 native instruction sets on-board

    • Complex CIL instructions (e.g. type hierarchy checks and safety checks) are simply implemented in firmware as DSP instructions

    • 5x-10x speed improvement for DSP workloads

    • Low overhead in terms of extra transistors on-chip

Slide13 l.jpg

Description of CIL core

Under the execution CIL mode, the programmer has

the exact implementation of the ECMA‑335 standard CIL engine

Slide14 l.jpg

Speed up features of CIL core

Metainformation cache

  • Constant table

  • String table

  • Method table

  • Class field table

  • Type table

  • Smart array table

Slide15 l.jpg

Speed up features of CIL core

Hardware typed stack

Slide16 l.jpg

large heap

generation 1

generation 0

Garbage collector

  • Automatic memory management

  • Division of objects into “big” and “small”

  • The generational garbage collector with two generations for “small” objects

  • Separate area of memory for “big” objects

Special coprocessor, based on reduced DSP kernel may be used for processing garbage collector tasks

Slide17 l.jpg

Example of DSP workload

Our CIL processor is an excellent target for multimedia applications

Slide18 l.jpg

Development board

Virtex-4 FPGA chip


100 Mhz clock oscillator

Expansion bus up to 32 I/O lines

Stereo AC97 audio codec

RS-232 serial port

LCD display for debugging messages

VGA output (50 Mhz 24-bit video DAC)

PS/2 mouse and PS/2 keyboard connectors

System ACE™ configuration controller

access to external flash cards

10/100/1000 Mbit Ethernet transceiver for


USB interface chip

Xilinx XC95144XL CPLD for FPGA configur.

Xilinx XCF32P Platform Flash configuration

JTAG configuration port for design loading or remote debugging from PC

495 USD only

Slide19 l.jpg

Development board

Testing process for processor cores

The C++ model is a full-scale analog

of the Verilog HDL model

The C++ model is considered as a reference model

Slide20 l.jpg

Implementation results

The ALU consumes most of the FPGA resources

The DSP core uses only a small part of Virtex-4 LX25,

and the CIL processor implementation takes only up to 5500 cells (~35 %) of our Virtex-4 FPGA (without optimizations)

Slide21 l.jpg

Implementation results

main ALU unit structure

Bit Manipulation Unit

(a part of the ALU unit)

whole DSP kernel

Slide22 l.jpg

Implementation results

Moderate detail-level structure of implemented CIL processor

Slide23 l.jpg

Software support

  • Exception microcode – complex CIL instruction implementation in DSP code

  • Class library may ported from PC

  • Supporting system libraries – I/O, memory management

  • Multimedia libraries – for DSP core

  • User applications

  • Just in time compiler for CIL code, if necessary

  • Compiler – we are using a retargeted GCC version

  • Assembler / disassembler – retargetable utilities, used with compiler, they a specially tuned for CIL core

  • Linker

  • Hardware and software codesign suite (compiler, assembler, disassembler, Verilog instruction decoder generator

Slide24 l.jpg

Conclusion & comparison

Comparison with ARM-based software .NET engine for embedded systems (www.dotnetcpu.com)

Slide25 l.jpg

Conclusion & comparison

  • CIL processor is not only a software concept – it may be successfully implemented in hardware

  • Our dual architecture – the CIL processor, based on a DSP core, enables multimedia applications with low-power consumption, so the CIL processor may be successfully used for digital home and digital entertainment

  • CIL typed engines are implemented in hardware, that greatly reduces overhead of type checking in run-time

  • Hardware CIL implementation greatly outperforms non-optimized software implementations

  • (by performance and power consumption)

Slide27 l.jpg

Express gratitude

Microsoft Corporation for grant, which allows us to joint people for different faculties of Nizhny Novgorod State University into one team and develop our hardware solution

Laboratory of Physical Foundations and Technologies of Wireless Communications, Nizhny Novgorod State University, which is supported by Intel Corporation, for help during our research activities

Special thanks for Aliaskey Chapyzhenka, Intel Corp. for spending his time advising us in hardware architectures