1 / 34

黃 思 維 F90943078 Graduate Institute of Electronics Engineering National Taiwan University

Advanced Multi-Gate Technologies for the Sub-25 nm Regime. 黃 思 維 F90943078 Graduate Institute of Electronics Engineering National Taiwan University. Conventional Planar Bulk MOSFET. Challenges for Planar Bulk MOSFETs Scaling Gate Leakage Current Packing Density Drive Current

Download Presentation

黃 思 維 F90943078 Graduate Institute of Electronics Engineering National Taiwan University

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Advanced Multi-Gate Technologies for the Sub-25 nm Regime 黃 思 維 F90943078 Graduate Institute of Electronics Engineering National Taiwan University

  2. Conventional Planar Bulk MOSFET • Challenges for Planar Bulk MOSFETs Scaling • Gate Leakage Current • Packing Density • Drive Current • Short Channel Effect (SCE) • Drain Induced Barrier Lowing (DIBL) • Device Scalability • Process Complexity

  3. Advantages of Non-Planar MOSFET • Ultra-Thin Body (UTB) Structure • Current Driven by Multi-Gate • Excellent Short-Channel Behavior • Better Gate-to-Channel Controllability • Reduced DIBL • Potential Scalability • CMOS-compatible Process

  4. Non-Planar MOSFET  Device Evolution of Non-Planar MOSFETs Dimension Restriction of Non-Planar MOSFETs 

  5. Thickness of Si Body Tsb  Tsb≤ 1/3 Lg UTB-SOI DST FinFET -FET  Tsb≤ 1/3 Lg  Tsb≤ 2/3 Lg  Tsb≤ Lg

  6. FinFET with 10-nm Gate Length Layout and Process Flow Fabricated with (110) Orientation to Enhance Hole Mobility 

  7. FinFET with 10-nm Gate Length Cross-section and Top View Tox = 17 Å Tsb: 17~26 nm Double Gate Device

  8. FinFET with 10-nm Gate Length Electrical Characteristics SCE Reduced Due to : Thicker Tsb Dual Gate Structure Abrupt S/D Junction WCH = 2  Hfin

  9. FinFET with 10-nm Gate Length Carrier Mobility on (110) Orientation Field in Inversion Layer  (110) Crystal Orientation Hole Mobility 

  10. FinFET with 10-nm Gate Length CMOS-FinFET Inverter

  11. FinFET with 10-nm Gate Length Device Performance

  12. -FET with 25-nm Gate Length Triple-Gate Device Structure Gate Extension Under Si Body Decreasing Drain-Induced-Barrier-Lowing Increasing Gate-to-Channel Controllability

  13. -FET with 25-nm Gate Length Cross-Section View Tox = 17~19Å Tsb= 25 nm HSi= 55 nm Shielding Electrical Field from Drain Reducing Parasitic Resistance Tsb

  14. -FET with 25-nm Gate Length Characteristics of |VD|=1V Version WCH = 2  Hfin + Tsb

  15. -FET with 25-nm Gate Length Characteristics of |VD|=0.7V Version WCH = Hfin

  16. -FET with 25-nm Gate Length Gate Delay Comparison of |VD|=0.7V Version Gate Delay is Defined as ( CV/I )

  17. -FET with 25-nm Gate Length Demonstration of Multiple CMOS -FETCircuit

  18. Comparison of Device Geometry If Channel Length = Lg

  19. Process Refinements of FinFET • Hydrogen Annealing • Higher Surface Quality • Improved Drive Current • Lower Gate Noise • Metal Gate Engineering • Ideal Mobility • Lower Gate Leakage Current • Higher Transconductance • Competitive ION/IOFFRatio • Adjustable Vt

  20. Hydrogen Annealing Increased Surface Si Migration Rate Red Circle: Improved Line Edge Roughness Blue Circle: Improved Sidewall Roughness

  21. Hydrogen Annealing Increased Current Due To Decreased Surface Trap Density  NMOS Drive Current is More Degraded Due To the Closer Inversion Charge Centroid of Electrons 

  22. Hydrogen Annealing Equivalent Gate Voltage Noise SVG SVG=Output Drain Current Noise/Transconductance Hydrogen Annealing Forms High Quality Surface

  23. Hydrogen Annealing Carrier Mobility on the (110) Orientation Mobility Degradation Due to Surface Roughness Scattering µSR1/(Eeff Δ)2, where Δis theRoot-Mean-Square Value of Surface Roughness

  24. Metal Gate Engineering Molybdenum-Gated FinFET • Gate Work Function for FDSOI CMOS FinFET Technology is 4.4-5.0 eV. • Molybdenum Gate • A work Function of ~5V which is suitable for p-FinFET • Nitrogen Implanted into Molybdenum Followed by Annealing Results in Work Function of ~4.4V which is suitable for n-FinFET

  25. Metal Gate Engineering Molybdenum-Gated FinFET Poly-Silicon was used to prevent oxidation and ion channeling Nitrogen was implanted at a tilt of 60O

  26. Metal Gate Engineering Molybdenum-Gated FinFET Mo Gate was etched by Cl2 and O2 plasma   40 nm Mo Gate with 400 nm cap Poly-Si

  27. Metal Gate Engineering Molybdenum-Gated FinFET PVD Mo is discontinuous due to the undercut of buried oxide caused by over-etching by HF

  28. Metal Gate Engineering Molybdenum-Gated FinFET Multi-Vt is observed by nitrogen implantation Gate work Function was changed by nitrogen implantation

  29. Metal Gate Engineering NiSi-Gated FinFET (110) Orientation NiSi Gate CoSi2Raised S/D Lg = 100 nm Tsb = 25 nm Tox = 16 Å

  30. Metal Gate Engineering NiSi-Gated FinFET W = 2 Hfin

  31. Metal Gate Engineering NiSi-Gated FinFET 10% Gm Gain achieved by the elimination of Poly-Depletion Effect

  32. Metal Gate Engineering NiSi-Gated FinFET Gate Leakage of NiSi-Gated FinFET is Lower than Poly-Si-Gated FinFET

  33. Conclusion • 10 nm CMOS FinFET and 25 nm CMOS -FET have been successfully fabricated. • Excellent SCE and DIBL and other electrical characteristics of both FinFET and -FET are obtained. • CMOS circuit for both 10 nm CMOS FinFET and 25 nm CMOS -FET are demonstrated. • Hydrogen annealing has verified to smoothen the line edge and sidewall surface roughness, in which the mobility and the gate noise are therefore improved. • The gate work function has shown to be adjusted by using the metal/silicide gate to acquire desired device properties.

  34. References [1] J. Kedzierski, et al, “Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation,” IEDM Tech. Dig., 2002, pp. 247-250. [2] B. Yu, et al, “FinFET Scaling to 10 nm Gate Length,” IEDM Tech. Dig., 2002, pp. 251-254. [3] F.-L. Yang, et al, “25 nm CMOS Omega FETs,” IEDM Tech. Dig., 2002, pp. 255-258. [4] Y.-K. Choi, et al, “FinFET Process Refinements for Improved Mobility and Gate Work Function Engineering,” IEDM Tech. Dig., 2002, pp. 259-262.

More Related