POWERPC. ELEC 5200/6200 Computer Architecture and Design, Fall 2006 Lectured by Dr. V. Agrawal. HARISH KONGARA.
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
ELEC 5200/6200 Computer Architecture and Design, Fall 2006
Lectured by Dr. V. Agrawal
They are powered by microprocessors based on IBM’s Power Architecture instruction set.
POWER is a RISC instruction set architecture designed by IBM. The name is a backronym for Performance Optimization With Enhanced RISC
LOAD A, 2:3 LOAD B, 5:2 PROD A, B STORE 2:3, A
the 801 required all instructions to complete in one clock cycle, which eliminated floating point instructions
although the decoder was pipelined as a side effect of these single-cycle operations, they didn't use superscalar effects
PowerPC is largely based on IBM's POWER architecture, and retains a high level of compatibility with it; the architectures have remained close enough that the same programs and operating systems will run on both if some care is taken in preparation.
The PowerPC architecture is a modified version of the POWER architecture.
The PowerPC architecture added
single-precision floating point instructions general register-to-register multiply and divide instructions, and
removed some POWER features such as the specialized multiply and divide instructions using the MQ register. It also added a 64-bit version of the architecture.
Pentium PowerPC 601