phase detector circuits l.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
Phase Detector Circuits PowerPoint Presentation
Download Presentation
Phase Detector Circuits

Loading in 2 Seconds...

play fullscreen
1 / 10

Phase Detector Circuits - PowerPoint PPT Presentation


  • 763 Views
  • Uploaded on

Phase Detector Circuits. Presented by: Ricky Lau. Outline. Why this topic? Common Phase Detectors (PD) in industry Novel Phase Detector design Future design challenges of Phase Detectors. Why this topic?.

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about 'Phase Detector Circuits' - liam


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
phase detector circuits

Phase Detector Circuits

Presented by: Ricky Lau

outline
Outline
  • Why this topic?
  • Common Phase Detectors (PD) in industry
  • Novel Phase Detector design
  • Future design challenges of Phase Detectors
why this topic
Why this topic?
  • Clock and Data Recovery Systems (CDR) are extensively used in telecommunication and digital systems
  • Phase Detector is critical to the performance of a CDR system
hogge phase detector
Hogge Phase Detector
  • Static phase error due to CK->Q delay of FF
  • Low output jitter and retimes data
alexander phase detector
Alexander Phase Detector
  • High output jitter
  • Maintain VCO frequency even when no data transition
  • Retimes Data
improved bang bang pd
Improved Bang-Bang PD
  • Large freq steps enhance pull-in range
  • Small freq steps reduce output jitter
  • Half-Rate Architecture
future challenges
Future Challenges
  • Jitter performance
  • Pull-in range
  • Sensitivity to input data patterns
  • Reliability
  • Analog vs Digital PD
references
References
  • M. Ramezani, C.A.T. Salama, "An Improved Bang-Bang Phase Detector for Clock and Data Recovery Applications“, ISCAS, Vol.1, pp.715-718, 2001.
  • B. Razavi, “Challenges in the design high-speed clock and data recovery circuits”, IEEE communications Magazine, Vol.40, Issue 8, pp. 94-101, Aug. 2002.
  • S. Soliman, F. Yuan, K. Raahemifar, “An overview of design techniques for CMOS phase detectors”, ISCAS, Vol.5, pp.26-29, May 2002.
  • M. Rau, T. Oberst, R. Lares, A. Rothermel, R. Schweer, N. Menoux, “Clock/Data Recovery PLL Using Half-Frequency Clock”, IEEE Journal of Solid-State Circuits, pp.1156-1160, 1997.
  • J. Savoj, B. Razavi, “A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half Rate Linear Phase Detector,” IEEE Journal of Solid-State Circuits, Vol.36, pp.761-768, May 2001