28 06 201 1 7 slides n.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
28 . 06 .201 1 7 slides PowerPoint Presentation
Download Presentation
28 . 06 .201 1 7 slides

Loading in 2 Seconds...

play fullscreen
1 / 8

28 . 06 .201 1 7 slides - PowerPoint PPT Presentation


  • 94 Views
  • Uploaded on

SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link). 28 . 06 .201 1 7 slides. Version 1 5 For SVD meeting ( 29 . 06 .201 1 ). 28 . 06 .201 1 wacek ostrowicz . SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link). 1. to remind

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about '28 . 06 .201 1 7 slides' - leif


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
28 06 201 1 7 slides

SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link)

28.06.20117 slides

Version 15

For SVD meeting (29.06.2011)

28.06.2011 wacek ostrowicz

slide2

SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link)

1. to remind

2. Corrected Design according to Vienna suggestions

3. Connector – routing

4. Connector – sch

5. Connector – signals

6. Backplane Connections

28.06.2011 wacek ostrowicz 1/7

slide3

SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link)

to remind

1. The same PCB

2. The same module

3. The same firmware

DATA (2k-1)

Private Core

FIFO1

RJ45

DATA (2k)

FIFO2

DATA (2k)

DATA (2k-1)(2k)

MAIN FIFO 1

DATA (2k-1)(2k)

Unified core 1

DATA (2k-1)

MUX

OpTr

To PXD (k)

DATA (2k)

MAIN FIFO 2

DATA (2k)

Unified core 1

OpTr

DATA (2k)

DATA (2k) - option

From/to FADC (2k)

DATA (2k)

FTB#(2k)

Unified core 2

RJ45

From/to TTD (2k)

FPGA

FTB fmw

RJ45

JTAG

Firmware

k=1..40

DATA (2k)

Private Core

FIFO1

RJ45

DATA (2k-1)

FIFO2

DATA (2k-1)

DATA (2k)(2k-1)

MAIN FIFO 1

DATA (2k)(2k-1)

Unified core 1

DATA (2k)

MUX

OpTr

HSD Link (k)

DATA (2k-1)

MAIN FIFO 2

DATA (2k-1)

Unified core 1

From/to FADC (2k-1)

OpTr

DATA (2k-1)

DATA (2k-1) - option

DATA (2k-1)

FTB#(2k-1)

Unified core 2

RJ45

From/to TTD (2k-1)

FPGA

FTB fmw

RJ45

JTAG

Firmware

28.06.2011 wacek ostrowicz 2/7

slide4

SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link)

The Board

28.06.2011 wacek ostrowicz 3/7

slide5

SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link)

Connector - routing

28.06.2011 wacek ostrowicz 4/7

slide6

SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link)

Connector - sch

28.06.2011 wacek ostrowicz 5/7

slide7

SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link)

Connector – signals in colours

28.06.2011 wacek ostrowicz 6/7

slide8

SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link)

Backplane Connections for [(2k-1) & (2k)] pairs where k=1 to 40 (41? 42?)

28.06.2011 wacek ostrowicz 7/7