1 / 125

Organi zacija sistema zasnovana na mikropocesor u 80x86

Organi zacija sistema zasnovana na mikropocesor u 80x86. Blok dijagram PC ma šina zasnovanih na Intel-ovim procesorima. Obim magistrale podataka kod 80x86. Obim adresne magistrale kod 80x86. Memorisanje bajta, reči i duple reči kod 80x86.

larue
Download Presentation

Organi zacija sistema zasnovana na mikropocesor u 80x86

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Organizacija sistema zasnovana na mikropocesoru 80x86

  2. Blok dijagram PC mašina zasnovanih na Intel-ovim procesorima

  3. Obim magistrale podataka kod 80x86

  4. Obim adresne magistrale kod 80x86

  5. Memorisanje bajta, reči i duple reči kod 80x86

  6. Organizacija memorije kod 16-bitnog procesora (8086, 80186, 80286, 80386sx)

  7. Organizacija memorije kod 32-bitnog procesora (80386, 80486, Pentium, ...)

  8. Programski model mikroprocesora počev od 8086 do Pentium

  9. 8086 register set

  10. 8086 Flags Register

  11. 80386 Registers (Application Programmer Visible)

  12. Način memorisanja podataka u registrima

  13. Registri FLAG i EFLAGS za familiju mikroprocesora 80x86 i Pentium

  14. Pogled na memorijski sistem

  15. Adresiranje memorije korišćenjem adrese segment plus ofset

  16. Konkretan primer rasporeda memorijskih segmenata bez preklapanja

  17. Konkretan primer rasporeda memorijskih segmenata sa preklapanjem

  18. 16 segmenata koji se ne preklapaju kod 8086

  19. Segmented Addressing as a Two-Dimensional Process

  20. Segmented Addressing in Physical Memory in Real Mode

  21. Converting a Logical Address to a Physical Address in Real Mode

  22. Converting a Logical Address to a Physical Address in Protected Mode

  23. Sistemski takt

  24. Ciklus čitanja memorije kod 80486

  25. Ciklus upisa u memoriju kod 80486

  26. Dekodiranje i kašnjenje bafera

  27. Ubacivanje stanja čekanaj u Memory Read operaciju

  28. Unutrašnja struktura 8486 CPU-a

  29. Interna struktura procesora Pentium

  30. Hazardi kod 8486

  31. Unutrašnja struktura kod 8686

  32. Izlazni port kreiran pomoću jednog leča

  33. Ulazno/izlazni port zahteva dva leča

  34. Inputing Data Vector Number

  35. Inputing Data Vector Coded

  36. Program Developement

  37. Adresni načini rada kod 8086

  38. Addressing Modes on the x86 • The x86 instructions use five different operand types: • registers, • constants, • threememory addressing schemes. • Each form is called an addressing mode. • The x86 processorssupport: • the register addressing mode, • the immediate addressing mode, • the indirectaddressing mode, • the indexed addressing mode, and • the direct addressing mode.

  39. Adresni načini rada za pristup podacima kod x86 EBX=00000300h; ESI=00000200h; POLJE=1000h; DS=1000h

  40. Generisanje 32-bitne adrese

  41. Displacement Only (Direct) Addressing Mode

  42. Accessing a Word

  43. [BX] Addressing Mode

  44. [BP] Addressing Mode

  45. [BX+disp] Addressing Mode

  46. [BP+disp] Addressing Mode

  47. [BX+SI] Addressing Mode

  48. [BP+SI] Addressing Mode

  49. [BX + SI + disp] Addressing Mode

  50. [BP + SI + disp] Addressing Mode

More Related