Sequential arithmetic
Download
1 / 10

Sequential Arithmetic - PowerPoint PPT Presentation


  • 76 Views
  • Uploaded on

Sequential Arithmetic. ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning. Data Path and Controller. Serial Adder with Accumulator. X x Y P. X 3 X 2 X 1 X 0 x Y 3 Y 2 Y 1 Y 0. 4-bit Adders. Combinational Multiplier.

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about 'Sequential Arithmetic' - jontae


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
Sequential arithmetic

Sequential Arithmetic

ELEC 311

Digital Logic and Circuits

Dr. Ron Hayne

Images Courtesy of Cengage Learning




Combinational multiplier

X

x Y

P

X3X2X1X0

x Y3Y2Y1Y0

4-bit

Adders

Combinational Multiplier

X3Y0 X2Y0 X1Y0 X0Y0

X3Y1 X2Y1 X1Y1 X0Y1

X3Y2 X2Y2 X1Y2 X0Y2

X3Y3 X2Y3 X1Y3 X0Y3

+

P7P6P5P4 P3P2P1P0

311_18




Fpga implementation
FPGA Implementation

  • Xilinx Spartan3e

    • 100K System Gates

    • 50 MHz Clock

  • ChipScope Pro

    • Virtual Input/Output Core (VIO)

    • Integrated Logic Analyzer (ILA)

  • Real-Time Verification

    • Captures On-chip Signals

    • Off-chip Analysis via JTAG Programming Cable

311_18




Summary
Summary

  • Serial Adder

  • Combinational Multiplier

  • Parallel Multiplier

    • ModelSim Simulation

    • FPGA Implementation

  • Binary Divider

311_18