1 / 7

Design Patterns

Design Patterns. University of Waterloo E&CE 427 2001 Fall Lec-03. Storage: Dual-Port Memory Array. Can read from two addresses at same time Can write to one address at a time Area: 1.5 - 2x that of single-port memory. write_enA. 0. addrA. 1. data_inA. data_outA. 2. addrB.

Download Presentation

Design Patterns

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Design Patterns University of Waterloo E&CE 427 2001 Fall Lec-03

  2. Storage: Dual-Port Memory Array • Can read from two addresses at same time • Can write to one address at a time • Area: 1.5 - 2x that of single-port memory write_enA 0 addrA 1 data_inA data_outA 2 addrB data_outB 3

  3. Concurrent State Machines • Decompose a state machine into several machines operating concurrently (in parallel) • Common decomposition is based on output signals • Simplifies next-state equations • Can increase performance and reduce area

  4. Datapath Design and Optimization University of Waterloo E&CE 427 2001 Fall Lec-04

  5. Design Comparison inputs 2 3 1 adders 2 1 outputs 1 2 3 registers clock speed f 0.5f latency 6 4 a b c d e f a b c + + d e + + + + f + + + + z z

  6. From Dataflow to Hardware • Clean up the drawing, add the state machine in1 in2 in3 r3 a b c r1 r2 + r3 d e r2 + + r1 + + f + r1 r2 + r3 z out1

  7. Datapath + Storage + Control • The three main classes of hardware datapath storage + control +

More Related