1 / 18

### Enhancing Simulation Techniques for SOC EDA: A Future-Oriented Approach ###

This document outlines key advancements in simulation techniques relevant to System-on-Chip (SOC) Electronic Design Automation (EDA). It discusses the evolving landscape of simulation versus iteration, addressing future challenges with increasing problem sizes, such as the integration of over two billion transistors and complex interconnect techniques. The impact of accurate modeling, accelerated convergence, and parallel global simulations is explored. Furthermore, we emphasize the need for innovative techniques in local simulation, geometry similarity, and efficient preconditioners to enhance iterative methods in SOC EDA processes. ###

jock
Download Presentation

### Enhancing Simulation Techniques for SOC EDA: A Future-Oriented Approach ###

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Iteration Technique toward SOC EDA Lab, Department of Computer Science and Technology, Tsinghua University 2005.8

  2. Outline • Part One • Simulation vs. Iteration • Problem Size in the Future • Future Trend of Simulation • Part Two • P/G Simulation • More Accurate Model • Numerical Character • Accelerate Convergency Speed • Universal Formulation

  3. Simulation vs. Iteration • Linear System • Large Scale Differential Equations • Topology of Differential Variable • Numerical method need Iteration • Non-Linear System • Successful Commercial Simulator • Spice/HSpice/PSpice • ADS(Agilent Design System)

  4. Problem Size in the Future • More Than Two Billion Transistors • More Metal Layers • Complicated Interconnect Techniques • Local Simulation Size is equal to today’s Global Simulation Size

  5. Future Trend of Simulation • More Accurate Simulation Model • More Efficient Local Simulator • Utilize the Geometry Similarity • Accelearte Iteration Convergency Speed • Reuse of Iteration Result • Model Reduction in Analytical Form • Parallel Global Simulation • SMP • Cluster

  6. P/G Simulation • Different Topology • Physical Factors to be Considered • Static and Dynamic Simulation Technique • Design and Optimization Technique

  7. More Accurate Model • Consider Package

  8. More Accurate Model • Consider Vias

  9. Numerical Character • Matrix Stamp Order

  10. Numerical Character • Matrix Shape

  11. Numerical Character • Poorer Eigenvalue

  12. Numerical Character • Iteration Times Comparision

  13. Accelerate Convergency Speed • Balance Technique

  14. Accelerate Convergency Speed • Result

  15. Universal Formulation • Famouse NA Formulation in P/G Simulation • Universal MNA Formualtion in General Simulation • Gap Here is Numerical Problem • Improve Preconditioner to Break the Gap

  16. Universal Formulation • Simple Preconditioner Fit MNA • More Efficient One

  17. Conclusion • Pay more attention to topolgy and geometry • Trying to find out analytical result instead of using iteration • When considering an algorithm, think about whether it is easy to be implement in parallel form • Construct as many reusable data as possible

  18. That’s All Thank you!

More Related