stop watch n.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
Stop Watch PowerPoint Presentation
Download Presentation
Stop Watch

Loading in 2 Seconds...

play fullscreen
1 / 14

Stop Watch - PowerPoint PPT Presentation


  • 240 Views
  • Uploaded on

Stop Watch. Sean Hicks Dongpu Jin ELEC 307 Project 2 Instructor: Alvaro Pinto April/12/2011. Overview. Background and Theory Specification Explanation Summary Work to Be Done Conclusion. Background and Theory. We are modeling a stop watch using a FPGA board.

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about 'Stop Watch' - ilya


Download Now An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
stop watch

Stop Watch

Sean Hicks

Dongpu Jin

ELEC 307 Project 2

Instructor: Alvaro Pinto

April/12/2011

overview
Overview
  • Background and Theory
  • Specification
  • Explanation
  • Summary
  • Work to Be Done
  • Conclusion
background and theory
Background and Theory
  • We are modeling a stop watch using a FPGA board.
  • This stop watch has the most commonly used functionalities:
    • Count, Pause and Reset.
background and theory1
Background and Theory
  • This is a hardware and software co-design project.
  • Models are written in VHDL.
  • Individual model and the entire system will be tested using simulators.
  • Design will be implemented on a FPGA board.
specification
Specification
  • Hardware:
    • Altera DE II board with:
      • Cyclone II FPGA
      • On board 50MHz internal clock
      • On board seven segments LEDs
      • On board push buttons
  • Software:
    • AlteraQuartus
    • ModelSim
    • VHDL
specification1
Specification

50MHz Clock

FPGA

7-Seg LEDs

Push buttons

explanation
Explanation
  • Primarily Design:
    • Behavioral Model
    • State Transition
explanation1
Explanation
  • We have tested this model using ModelSim, and it works fine.
explanation2
Explanation
  • This model does not work in Quartus. So we moved to develop a Structural Model.
  • Inputs:
    • reset, run, pause, 50MHz internal clock.
  • Outputs:
    • five 7-segment LEDs display each digits.
explanation3
Explanation
  • Components:
    • 10Hz Clock Converter, mod 10 counter, mod 6 counter, 7-seg decoder.
summary
Summary
  • Each component and the entire system has been tested using waveform in Quartus.
  • The entire system also has been tested on FPGA.
work to be done
Work to Be Done
  • We have done the experiment part of this project.
  • Just need to write the report.
conclusion
Conclusion
  • This concludes our presentations of Project 2- Stop Watch.
  • Any questions?
conclusion1
Conclusion
  • Thanks for your attention!