1 / 8

Design/Verification Process

Design/Verification Process. Idea. Make Reference Model. N. Ref = Idea?. Behavior. Y. Design Structure. N. Struct=Behav?. Structure. Y. d3. d0. d2. d1. ‘0’. ‘0’. ‘0’. ‘0’. load. 00. 00. 00. 00. 01. 01. 01. 01. 10. 10. 10. 10. clear. D. D. D. D. Q. Q. Q. Q.

hughesjames
Download Presentation

Design/Verification Process

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Design/Verification Process Idea Make Reference Model N Ref = Idea? Behavior Y Design Structure N Struct=Behav? Structure Y

  2. d3 d0 d2 d1 ‘0’ ‘0’ ‘0’ ‘0’ load 00 00 00 00 01 01 01 01 10 10 10 10 clear D D D D Q Q Q Q clk q3 q2 q1 q0 Component Design/Verification Example Register, 4-bit, synchronous load and clear • Built from DFFs without load or clear • What if clear and load are both asserted?

  3. Register, Behavioral always @(posedge load or posedge clear or posedge clock) if (load) Q <= D; else { if (clear) Q <= 4’b0; } • Load has priority over clear

  4. Register Testbench, Response Checking reg_behav r1 (out1, in, clock, load, clear); reg_struct r1 (out2, in, clock, load, clear); always @(posedge sclock) if (out1 != out2) $display (“error”); • Sclock transitions just before clock • Outputs must settle before clock edge

  5. Test Stimulus, Reference Model Response • 1 bit shown, assume initialized to 0 clk D Q ld clr

  6. New Test Stimulus • 1 bit shown, assume initialized to 0 clk D Q ld clr • Is this waveform correct?

  7. Reference Model always @(posedge load or posedge clear or posedge clock) if (load) Q <= D; else { if (clear) Q <= 4’b0; } • Load and clear are in the sensitivity list • Reset and clear are asynchronous

  8. Testing Rules of Thumb Bad test stimulus can cause a bug to be undetected Try different relative timings on input signals

More Related