1 / 29

Zynq-7000 EPP Introduction Where ARM Processors Meet HW Programmability

Zynq-7000 EPP Introduction Where ARM Processors Meet HW Programmability. May 2012. Demands of Today's Technology. ASSP. FPGA. Structured ASIC. EPP. ASIC. Which Technology Should I Choose?. Current Selections Equal Compromise. + positive , - negative ,  neutral.

holden
Download Presentation

Zynq-7000 EPP Introduction Where ARM Processors Meet HW Programmability

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Zynq-7000 EPP IntroductionWhere ARM Processors Meet HW Programmability May 2012

  2. Demands of Today's Technology ASSP FPGA Structured ASIC EPP ASIC Which Technology Should I Choose?

  3. Current Selections Equal Compromise + positive, - negative,  neutral Conflicting Demands Not Served

  4. Introducing the Zynq™-7000 EPP • Breakthrough Processing Platform • Higher system performance, lower total power • Flexible and scalable solution • Industry Standard Design Environments • Well defined SW programming model • Familiar SW & HW design flows • Flexible Accelerators and IP • World class 28nm programmable logic architecture • Standard AMBA® 4 AXI interfaces • Broad Ecosystem Support • Tools, OS’s & IPs • Middleware, codecs • System integrators and training partners. Familiar Processing System + Scalable Programmable Logic

  5. Zynq-7000 Extensible Processing Platform • Next level of Programmable System Integration into a true SoC • All programmable (software and hardware) processing platform • ARM Cortex™-A9 MPCore™ Processing System with hardened peripherals, ADC and28nm scalable optimized programmablelogicc • Increased System Performance • 800 MHz, dual core processors with NEON and vector floating point units • 7 series programmable logic (PL) with built-in DSP • High bandwidth, low latency connects enable acceleration of key functions • BOM Cost Advantage in an cost optimized 28nm platform • Integration saves components, area and simplifies PCB • Platform approach enables aggregation of volumes over several projects • Lower Total Power solution • Industry-leading ARM processors maximize MHz/W and low power states • 28nm HPL process and Integration provides ultra-lower power data transfers • Accelerated Design Productivity for TTM and TIM advantage • Industry standard HW and SW development tools for fast Time-To-Market • Flexible and scalable platform enables extended Time-In-Market • Extensive ecosystem of tools and solutions partners

  6. Zynq-7000 Family Highlights • Complete ARM®-based Processing System • Dual ARM Cortex™-A9 MPCore™, processor centric • Integrated memory controllers & peripherals • Fully autonomous to the programmable logic • Tightly Integrated Programmable Logic • Used to extend processing system • High performance AXI based Interface • Scalable density and performance • Flexible Array of I/O • Wide range of external multi-standard I/O • High performance integrated serial transceivers • Analog-to-Digital Converter inputs Memory Interfaces 7 Series ProgrammableLogic ProcessingSystem Common Peripherals Common Peripherals Custom Peripherals ARM® Dual Cortex-A9 MPCore™ System Common Accelerators Custom Accelerators Software & Hardware Programmable

  7. Zynq-7000 Device Portfolio SummaryScalable Platform offers easy migration between devices

  8. Delivering Highest Customer Value Build better processingsystems with fewer chips … faster Build better systems faster Accelerated Design Productivity Increased System Performance BOM Cost Reduction Total Power Reduction Programmable Systems Integration

  9. ALL Programmable Platform Integrating Multiple Components Hardware and Software programmable Board component reduction Security & reliability Manufacturing benefits Defines Extensibility Create custom, flexible ASSP Co-processing offload by accelerating software functions Programmable Systems Integration Accelerated Design Productivity Increased System Performance BOM Cost Reduction Total Power Reduction Programmable Systems Integration ARM Programmability + FPGA Flexibility in a Single Chip

  10. Hardware Performance Dual Core ARM Cortex A9’s with NEON and vector floating point High performance programmable logic Tightly coupled processor and programmable logic High throughput / low latency Massive parallel DSP processing High performance I/Os and transceivers (12.5Gbps) Accelerating Processor Performance Increasing software performance through co-processing accelerators Low latency interfacing for efficient co-processor implementation Increased System Performance Accelerated Design Productivity Increased System Performance BOM Cost Reduction Total Power Reduction Programmable Systems Integration Optimized Balance of Performance and Power

  11. BOM Cost Reduction • Reduced Devices per Board • Processors, PLDs, DSPs • A/D converters • Power supplies, fans, etc… • Reduced PCB Complexity • Fewer traces/interconnect/layers • Fewer power supplies • Smaller overall PCB • In System Reconfiguration Combines Multiple Device Functions • HW can be configured and reconfigured only with the needed function at a given time • PS Aggregates Numerous IP Royalties for Net Cost Benefit • ASIC or full FPGA solutions would require purchase of these IPs from 3rd parties. Up to 40% BOM Cost Reductionvs. Multi-Chip Solutions Accelerated Design Productivity Increased System Performance BOM Cost Reduction Total Power Reduction Programmable Systems Integration Platform approach enables aggregation of volumes for lower price

  12. Total Power Reduction • Flexible/Tunable Power Envelope • Adjustable processor speed • Adjustable ARM AMBA®- AXI & memory speeds • ARM low power states • Programmable logic can be turned off • Programmable logic clock gating • Partial reconfiguration to reduce Programmable logic requirement • Integration Power Reduction • Reduced interconnections between devices • Fewer system devices • Lower programmable logic power (28nm HPL process) Accelerated Design Productivity Increased System Performance BOM Cost Reduction Total Power Reduction Up to 50% Lower Power Vs. Multi-Chip Solutions Programmable Systems Integration Significant Power Reduction at the System Level

  13. Reduced Time To Market Fixed processor system across family Scalable optimized architecture for IP re-use / AXI interfaces for plug & play IP Accelerate developments with targeted design platforms Increased Time In Market Software and hardware re-programmability Field upgradable Address ASSPs short shelf life Industry Leading Tools Development tools Xilinx platform studio (XPS), software developers Kit (SDK), IDS for programmable logic development and PS configuration Support for 3rd party SW tools – (any Cortex-A9 tool should just work) Development platforms Emulation platform, virtual platform, development boards Extensive Ecosystem Strong and rapidly growing global partner and other 3rd party support Industry leading OS’s, tools, IP, system integration/design houses Accelerated Design Productivity Accelerated Design Productivity ASIC / ASSP / 2 Chip Dev. Design #1 Dev. Design #2 Dev. Design #3 Increased System Performance BOM Cost Reduction Total Power Reduction EPP Dev. Platform #1 Dev. Dev. Extended Product life Programmable Systems Integration

  14. Zynq-7000 EPP Value Proposition + positive, - negative, neutral Conflicting Demands Now Served by the Zynq-7000 Family

  15. Designing with Zynq-7000 EPP

  16. Zynq-7000 EPP Platform Offering Applications Custom Libraries & APIs OS BSP’s OS KernelHigh Level and Low Level Drivers Reference Design & Board Virtual Platform Programmable Logic Processing System Silicon HW Development Tools SW Development Tools SW & HW IP More Than Just Silicon – A Comprehensive Platform Offering.

  17. Developments Environments • Industry-leading Tools • High Level Synthesis • VHDL/Verilog: From Design Entry to Implementation • Simulation • Timing, power, signal analysis • Many Sources of HW IP • Xilinx Library • 3rd Party • Custom • High Level Functions • Standardized around AXI • End-to-End Tools • Xilinx SDK • ARM Ecosystem • Open Source • Huge SW Base • Xilinx • Open Source • ARM libraries • RTOS and OS vendors • Middleware

  18. Zynq-7000 EPP SW Development Environment • ARM-standard Development with Xilinx Flexibility • Standard ARM Instruction Set and APIs • AXI support • Easy software migration from other ARM-based systems • Leverage ARM Worldwide Ecosystem • Tools • OS, Middleware, Libraries • Professional Services • 3rd Party • Open Source Community • Board Support Package, Drivers and Custom IP Cores • Provided for a range of development boards, peripherals and system functions Applications Custom Libraries & APIs OS BSP’s OS KernelHigh Level and Low Level Drivers Processing System Programmable Logic Silicon

  19. Zynq-7000 EPP HW Design Environment • Customize your Design • Create a unique microprocessor configuration • Realize DSP, graphics, communications functions • Design custom accelerators and functions • Deploy high level functions directly to silicon • Xilinx-Optimized EDA Design tools • HDL & HLS simulation • HDL synthesis • Design analysis • Integrate Plug & Play IP Portfolio • AMBA® AXI enabled • Large selection of Xilinx and 3rd Party IP Applications Custom Libraries & APIs OS BSP’s OS KernelHigh Level and Low Level Drivers Processing System Programmable Logic Silicon

  20. Zynq-7000 EPP Development Platforms • Powerful Xilinx Development Platforms • ZC702 Base Evaluation Kit • Zynq-7000 EPP Video Kit • Many Application Specific Development Kits • Expandable with Industry Standards FMC (FPGA Mezzanine Connector) Daughter Cards • QEMU Virtual Platform • Various Partner development Platforms • Community based AVNET ZedBoard • Many local and worldwide COTS providers • Cadence Virtual Platform

  21. Extensive Partnership Ecosystem And MORE …

  22. HW Design Tools Tools Ecosystem OS Ecosystem Virtual Platform Other partners Dev. Boards Silicon Devices Zynq-7000 EPP –Platform Availability • ISE Design Suite 14.1 • Linux, Android, WinCE, VxWorks, ENEA OSE, FreeRTOS, … • 3 options: • QEMU, • Software Developer • System Creator • IP FPGA Blocks • Software elements • Design Services (Boards and Applications) • Trainings 7000

  23. Zynq-7000 Extensible Processing Platform Summary • New Scalable Family of Devices • Zynq-7000 EPP device portfolio • Four devices for a broad range of applications • Industry Standard Design Environments • Well defined SW programming model • Familiar HW design flow • Flexible accelerators and IP • Standard AMBA® AXI interfaces • Broad and Expanding Ecosystem • Tools, OS’s, IP • Middleware, codecs … • Availability • Z-7020 Sampling Now • Production 2H CY2012 7000 7000 7000 7000 30 85 125 350 7010 7020 7030 7045

  24. Zynq-7000 EPP Driver Assistance Application

  25. Zynq-7000 EPP Broadcast Camera Application

  26. Zynq-7000 EPP Broadcast Camera Application

  27. Device Table

  28. Zynq-7000 Device TableProcessing System

  29. Zynq-7000 Device TableProgrammable Logic and Packages

More Related