1 / 10

Introduction

Introduction. Programmic realisation. PC. ?. PC. BUS. Micro controller. RAM. CPU. ROM. Timer. PORT. PORT. ?. Hardware reali s ation. PCB with logical circuit composed of integral circuits. Own micro circuit. Description. Design. Technology for designing Micro circuits.

guri
Download Presentation

Introduction

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Introduction Programmic realisation PC ? PC BUS Micro controller RAM CPU ROM Timer PORT PORT ? Hardware realisation PCB with logical circuit composed of integral circuits. Own micro circuit Description Design Technology for designing Micro circuits Own micro circuit ASIC - Application Specific Integrated Circuit ?

  2. ASIC

  3. Programmablev logic

  4. SRAM technology. SRAM trigger SRAM trigger MUX SRAM trigger

  5. ANTI-FUSE technology. Metal Amorphous silicon Metal

  6. EPROM-itechnology MOSFET – Metal Oxide Semiconductor Fielt Effect Transistor p-MOS Gate Vgg Silicon fixed gate Vss Vdd Source Drain Silicon floating gate n p n n-MOS Gate Vgg Silicon fixed gate Vss Vdd Source Drain Silicon floating gate n p p

  7. Terminology.

  8. SPLD ja CPLD SPLD x 1 x 2 x n . . . Buffer AND OR . . . . . . y1 y2 y m CPLD Connection array PLA PLA Macrocell PLA PLA PLA PLA PLA PLA PLA PLA PLA PLA Logic Block PLA PLA PLA PLA

  9. FPGA - Field Programmable Gate Array S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell S/V block I/O Cell LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell S/V block I/O Cell LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell S/V block I/O Cell

  10. Comparison of FPGA and MPGA Price MPGA FPGA Capacity of the series

More Related