1 / 4

Comparative Analysis of A8 MIPS with Clock Sweep Simulation and Memory Performance Metrics

This study presents a detailed simulation of the A8 MIPS architecture, comparing clock sweep results at varying L2 hit ratios under specific memory configurations. It examines performance metrics such as instruction and load/store miss ratios, eviction ratios, and IPC (Instructions Per Cycle) across different memory speeds. The simulation showcases scenarios with minimal competitive load, highlighting the impact of memory speed on cache performance. Results indicate a unique relationship between L2 hit ratio and IPC, providing insights into optimizing memory architectures for efficiency.

gaurav
Download Presentation

Comparative Analysis of A8 MIPS with Clock Sweep Simulation and Memory Performance Metrics

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. A8 MIPS vs A8 Clock SweepSimulation May 2011

  2. A8 MIPS vs A8 clk sweep(L2 hit ratio of ~ 85%) 32bit mem, no competitive load 16bit mem, no competitive load L1 inst miss ratio = 0.004 L1 load miss ratio = 0.003 L1 store miss ratio = 0.003 L1 eviction ratio = 0.5976 L2 inst miss ratio = 0.1541 L2 load miss ratio = 0.1544 L2 store miss ratio = 0.1543 L2 eviction ratio = 0.1608 ipc = 2

  3. A8 MIPS vs A8 Clock sweep(L2 hit ratio of ~ 45%) 32bit mem, no competitive load 16bit mem, no competitive load L1 inst miss ratio = 0.004 L1 load miss ratio = 0.003 L1 store miss ratio = 0.003 L1 eviction ratio = 0.5976 L2 inst miss ratio = 0.5541 L2 load miss ratio = 0.5544 L2 store miss ratio = 0.5543 L2 eviction ratio = 0.4608 ipc = 1

  4. A8 MIPS vs A8 Clock sweep vs Memory Speed(L2 hit ratio of ~ 45%) 32bit , 333MHz mem, no competitive load 16bit , 333MHz mem, no competitive load 16bit , 200 MHz mem, no competitive load 32bit 200 MHz mem, no competitive load L1 inst miss ratio = 0.004 L1 load miss ratio = 0.003 L1 store miss ratio = 0.003 L1 eviction ratio = 0.5976 L2 inst miss ratio = 0.5541 L2 load miss ratio = 0.5544 L2 store miss ratio = 0.5543 L2 eviction ratio = 0.4608 ipc = 1

More Related