1 / 16

Mehdi Sadi , Italo Armenti

Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication. Mehdi Sadi , Italo Armenti. Outline. Introduction and Motivation Background Our Works and simulations Conclusions and Future Works. Introduction and Motivation.

gaston
Download Presentation

Mehdi Sadi , Italo Armenti

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication MehdiSadi, ItaloArmenti

  2. Outline • Introduction and Motivation • Background • Our Works and simulations • Conclusions and Future Works

  3. Introduction and Motivation • Delay Locked Loops (DLL) are extensively used for multiphase clock generation in SoC and in clock and data recovery circuits. • DLL`s counterpart Phase Locked Loops(PLL) suffer from instability due to PVT variation and noise. • Very few researchers have looked into the effect of voltage scaling on DLL performance .

  4. Design Challenges Design challenges when voltage supply is scaled down • Appropriate device sizes in the critical path, • Ensuring correct duty cycle at output frequency. • Keeping static phase error within bounds.

  5. Background (Mesgardazeh et. al) • Possible to redesign with reduced components but same performance at operating frequency.

  6. Block diagram

  7. Phase Detector • C2MOS DFF with Reset option. • Critical path devices are sized to ensure faster charging and discharging at the desired frequency range.

  8. Delay Line • Binary weighted switched capacitors control the delay per stage.

  9. Delay Line Design ** • Delay per stage, • At lock in condition The switching voltage should be adjusted at VDD/2 to avoid duty cycle error.

  10. Counter • 8 bit binary up down counter with reset and hold options. • The counter is power and clock gated to reduce power when the clock phases are aligned. • During Sleep mode the counting states are held in a latch. Gating Effect Started Power without gating = 9.1uW Power with gating = 2.72 uW 70 % Power saved with gating

  11. Edge Combiner • XOR Gate Based Edge Combiner. Generates 4 times the reference frequency • To ensure proper duty cycle the Devices in the critical path must be sized properly. Sizing also depends on operating frequency range.

  12. Full Waveform

  13. Process Variation

  14. Performance

  15. Conclusion • We have designed a ultra low power all digital DLL operating at 80 -200MHz with 0.7V supply and 120uW. • The DLL can be scaled down to operate at further low voltage by adjusting the critical path device widths

  16. Thank You

More Related