1 / 13

Computer Architecture: Anatomy of a CPU

Explore the hierarchical view of CPUs, memory, and I/O systems, learn about state machines, design techniques, and function units. Dive into registers, gates, and data paths with a focus on processor design. Study the operation codes and RTL grammars to understand CPU behavior.

ewhitten
Download Presentation

Computer Architecture: Anatomy of a CPU

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Computer Architecture: Intro Anatomy of a CPU… cont. J. Schmalzel S. Mandayam

  2. CPU MEM I/O Hierarchical View of EP and Digital Systems Operating System HLLs Computer Architecture State Machines Interface Method Design Techniques MSI Functions Boolean Algebra Gates

  3. Dbus RW Register File DA AA Const MB MuxB Aout Dout FS Function Unit Status Din MD MuxD Simple Model Data Path (7-18) n-bit bus Signal BA Dbus

  4. Instruction Word 3 3 3 1 5 1 1 DA AA BA MB FS MD RW

  5. Iword, cont. RW to write back result AA, BA, DA: 3-bit selection field to select 1-of-8 registers RF MB to select source operand for B path FU FS to select operation MD to select source for register file load

  6. Function Select Codes 00000 F=A 00001 F=A+1 00010 F=A+B 00011 F=A+B+1 00100 F=A+ ~B 00101 F= A+ ~B + 1 00110 F=A-1 00111 F=A 01000 F=A & B 01010 F=A | B 01100 F=AB 01110 F= ~A 10000 F=B 10100 F= sr B 11000 F= sl B

  7. FU (ALU) Design Approaches • Complex combinatorial structure • Multiplexed discrete logical and arithmetic units • HDL model

  8. Consider Implementation • Use organization of FS codes to partition system (use FS4 and FS3): • 00- Arithmetic • 01- Logical • 10, 11- Shift, Miscellaneous

  9. Behavior of Model CPU Fragment • RTL: Register Transfer Language • A compact way to describe data path operations COND: DESTINATION  SOURCE{ | OPERATION | SOURCE…,DESTINATION  SOURCE |…} M1: R7  R15 ;Conditioned on M1 state, move contents of R15 to R7 T2: R1R2, R3R4 & R6

  10. RTL Grammars

  11. RTL Examples (Table 7-12) R1 R2 + ~R3 +1 R4  sl R6 R7  R7 + 1 R1  R0 + 2 Data out  R3 R4  Data in R5 0

  12. Micro-operation Sequence… (Fig 7-20)

  13. Questions, Comments, Discussion

More Related