1 / 11

Bio potential simulator

Bio potential simulator. Instructor: Evgeniy Kuksin Preformed by: Ziv Landesberg Duration: 1 semester. Introduction.

eugene
Download Presentation

Bio potential simulator

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Bio potential simulator Instructor: EvgeniyKuksin Preformed by: ZivLandesberg Duration: 1 semester

  2. Introduction Bio potential detector measures the electric potentials on the surface of living tissue . Bio potential detection is useful in many medical application such as ECG, EMG, AND EEG MONITORS. Therefore is also useful to have the ability to test the Bio potential detector by a bio potential simulator.

  3. Project goal • The project goal is to implement a controller of a bio exponential simulator. The controller should control the signal at the output of the simulator.

  4. Real system description Material like living tissue host FPGA PCB

  5. Description of the system that shall be implemented A/D 7961 Signal generator (after analog detection and integration) FPGA D/A 5382 D/A 5382 D/A 5382 D/A 5382

  6. FPGA code structure • The code on the FPGA shall be divided to two main parts. • The first part is the calibration of the D/As’ m and c registers. This registers should allow to digitally set the slope to 1 and to eliminate the bias. • The second stage is the normal running of the system, which continuously reading values from the dram and sending them to the D/As.

  7. Project requirements • FPGA that can be programmed using LABVIEW • LVDS card(for debugging) • PCB with 4 DACs and 1 ADC

  8. DACs timings at calibration Wait to host Reg,addres(always changed at same time) value value data Wr’ ldac

  9. ADC timings at calibration Start new cycle at host command sdout write clock clock read write clock read din sck cnv

  10. Dacs timings at normal runing Repeat 32 times Wait for output stabelize/wanted freq(optional) Wait to busy value value read Reg,addres(always changed at same time) data Wr’ ldac Read next 32 Values from dram

  11. Estimated time lines Yellow- means partially done Red- means need to be done

More Related