1 / 3

Advanced VME 9U s-LINK Scaler and Trigger Board for High-Speed Data Processing

The LUCID Trigger Board is a state-of-the-art VME 9U compatible unit designed to support high-speed data transmission and trigger processing in high-energy physics experiments. This system features multiple LVDS signal buffers and FPGA-based processing units, capable of fulfilling luminosity group requests to ROS at a speed of 160 MB/s. Key components include two detectors with ~200 Bytes/event and a controlled logic interface for real-time trigger operations. With support for various input configurations, this unit optimizes data collection and processing efficiency for complex experiments.

dustin-moon
Download Presentation

Advanced VME 9U s-LINK Scaler and Trigger Board for High-Speed Data Processing

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. LUCID TRIGGER BOARD (1 unit + spares) – VME 9U s-LINK Busy s-LINK Scaler units (fulfil lumi group requests) to ROS 160 MB/s 1 Signal Buffer LVDS 1_1 D e t e c t o r 1 >200 Bytes/ev 2 LVDS 1_2 FPGA based TRIGGER PROCESSING UNIT 43 LVDS 22_1 VME I.F 44 LVDS 22_2 Max 44 ser. Inp 594 bit/BX VME P1 Max 44 ser. Inp 594 bit/BX 1 D e t e c t o r 2 LVDS 23_1 2 LVDS 23_2 Signal Buffer 43 LVDS 44_1 44 LVDS 44_2 CTRL LOGIC opt. lnk from TTCIX TTCRQ i.f. to the L1 trigger

  2. LARRY (LUCEDRO) TRIGGER BOARD – VME 9U s-LINK Busy s-LINK Scaler units (fulfil lumi group requests) to ROS 160 MB/s 1 LVDS 1_1 D e t e c t o r 1 ~200 Bytes/ev 2 LVDS 1_2 Mezzanine FPGA based TRIGGER PROCESSING UNIT 43 LVDS 22_1 VME I.F 44 LVDS 22_2 44 ser. Inp 594 bit/BX VME P1 44 ser. Inp 594 bit/BX 1 D e t e c t o r 2 LVDS 23_1 2 LVDS 23_2 Mezza nine Tracks from AM 43 LVDS 44_1 FIFO 44 LVDS 44_2 opt. lnk from TTCIX CTRL LOGIC TTCRQ i.f. Hits to AM Clock BX CTRL ? TRIGGER

More Related