advanced vlsi design project verification
Skip this Video
Download Presentation
Advanced VLSI Design Project Verification

Loading in 2 Seconds...

play fullscreen
1 / 13

Advanced VLSI Design Project Verification - PowerPoint PPT Presentation

  • Uploaded on

Advanced VLSI Design Project Verification. Bobby Dixon ELEC 7770-001. What is Verification. Act of proving or disproving the correctness of a system with respect to strict specifications regarding the system Process used to demonstrate functional correctness of a design. Cost of Verification.

I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
Download Presentation

PowerPoint Slideshow about 'Advanced VLSI Design Project Verification' - crescent

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
what is verification
What is Verification
  • Act of proving or disproving the correctness of a system with respect to strict specifications regarding the system
  • Process used to demonstrate functional correctness of a design
cost of verification
Cost of Verification
  • Can vary depending on form and method of verification
  • Also depends on what level of VLSI realization it is conducted

Cost of verification [1]

basic idea
Basic Idea
  • Given specifications, does design do what was specified


forms of verification
Forms of Verification
  • Simulation: verify selected cases of design functionality
  • Formal: exhaustively verifies all behavior of design
  • Used a mix of specification justification and functional demonstration
component verification
Component Verification
  • During design phase each component drawn up according to specification
  • Specifications verified to meet requirements
  • Components to be exact replication of architecture specification
component verification7
Component Verification
  • Each component separately simulated
  • All input and output exhaustively tested
  • Functions checked and errors corrected
  • A virtual environment used to verify the correctness of a design
  • Create a circuit that will provide input stimuli for a design and check the output response for proper function



  • Consists of four components:
    • Input: stimuli needed for testbench to function
    • Job: applies stimuli to model under test
    • Check: retrieves output and analyzes
    • Output: takes analysis and acts accordingly
  • Not part of actual design
memory verification
Memory Verification
  • Used testbench to verify memory component
  • Marched through address space writing and reading values to check function



cpu verification
CPU Verification
  • Top level made up of every component plus the needed signals to connect and drive respective components
  • Formal verification at this level not an option
cpu verification12
CPU Verification
  • Test program to functionally verify all possible CPU operations
  • Each operation’s output was checked for correctness








  • 1. Dr. C. Stroud, ELEC 6970 Lecture 1 Auburn University, Fall 2006
  • 2. Dr. V. Agrawal, ELEC 7770 Lecture 6 Auburn University, Spring 2007