1 / 6

General

General. Lecturer: Philip Leong (phwl) Tutor: Brian Li (mhli) WWW: http://www.cse.cuhk.edu.hk/~phwl/ceg3470/ceg3470.html Lecture notes will be posted here. They will be updated as we go so look out for changes!

chesna
Download Presentation

General

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. General • Lecturer: Philip Leong (phwl) • Tutor: Brian Li (mhli) • WWW: • http://www.cse.cuhk.edu.hk/~phwl/ceg3470/ceg3470.html • Lecture notes will be posted here. They will be updated as we go so look out for changes! • Tutorial questions will also be posted here. You must hand in solutions every week starting week 2.

  2. Text and References • Text • J.M. Rabaey, “Digital Integrated Circuits”, Prentice 2002. • References • Hodges and Jackson, “Analysis and Design of Digital Integrated Circuits in Deep Submicron Technology”, McGraw-Hill, 3rd Edition 2003 • * Horowitz and Hill, “The Art of Electronics”, Cambridge Uni Press 1989 (* I think every Engineer and Scientist should own this book)

  3. Assessment • Grading Scheme • 50% final exam • 20% assignment • 20% midterm • 10% tutorials

  4. Assumed knowledge • ERG2020 (Digital Systems) • combinatorial and sequential circuits • noise immunity, power supply decoupling, fanin, fanout • ELE1110 (Circuit theory) • diode, MOS, BJT models • large and small signal analyssi • circuit theory

  5. Objectives • Analysis of digital logic gates (CMOS) • TF, noise margin, loading, propagation delay, fanout, power etc • hand calculations, MATLAB models, SPICE • Introduction to CMOS VLSI design • fabrication • design and layout • tradeoffs (low power, speed, cost etc)

  6. Introduction Computers & VLSI Analysis of Digital Logic Gates Devices (revision) Inverters Combinatorial logic Sequential logic CMOS VLSI Manufacturing Low power design Interconnect Timing Arithmetic Design methodologies Lecture schedule (subject to change)

More Related