1 / 35

Variable Waveform Driver and Receiver for Sonic Probe

Variable Waveform Driver and Receiver for Sonic Probe. Group 43 Matt Klug, Jon Reeg, and Maurice Hoang TA: Aaron Rosenberg Spring 2014. Introduction and Objectives Features and Benefits Block Diagram Power System User Interface Waveform Generation Future Work Q&A. Overview.

bunme
Download Presentation

Variable Waveform Driver and Receiver for Sonic Probe

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Variable Waveform Driver and Receiver for Sonic Probe Group 43 Matt Klug, Jon Reeg, and Maurice Hoang TA: Aaron Rosenberg Spring 2014

  2. Introduction and Objectives • Features and Benefits • Block Diagram • Power System • User Interface • Waveform Generation • Future Work • Q&A Overview

  3. Redesign of control circuitry for ultrasonic probes Introduction and Objectives

  4. Benefits: • Intuitive Interface • Portable • User Selection of Waveform and Parameters • Full Frequency Range of Transducer Utilized Features: • LCD display screen to give instructions to the user • 4x4 keypad for the user to input the type of waveform and the parameters Features and Benefits

  5. Block Diagram

  6. Power System

  7. AC/DC Converter

  8. AC/DC Converter Schematic

  9. 12/5V Converter Initial Design Buck Converter

  10. 12/5V Converter Initial Design Control Circuit Solar Beach Chair Spring 2013

  11. Key Features: • Cost ($4.00) • Allowable Input Current up to 3 A • Efficiency > 96% 12/5V Implemented Design http://www.amazon.com/gp/product/B00A71CMDU/ref=oh_details_o00_s00_i00?ie=UTF8&psc=1

  12. Key Features: • Wide Input Voltage Range of 3.3V to 30 V • Small Output Current ~20mA • Guaranteed Output Voltage of ~200V 12/200V Bias http://www.onsemi.com/pub_link/Collateral/DN05091-D.PDF

  13. Power System Final Measurements

  14. User Interface

  15. Keypad http://imall.iteadstudio.com/im120417001.html

  16. Low cost • No extra buttons • Simple functions given in source code Why this keypad?

  17. LCD Screen http://www.epictinker.com/Nokia-5110-LCD-p/nok5110.htm

  18. Low cost • Compatible with the IBridge 4x4 Keypad Why this LCD Screen?

  19. Arduino Mega ADK http://arduino.cc/en/Main/ArduinoBoardMegaADK?from=Main.ArduinoBoardADK

  20. Arduino Functions • State machine of three waveforms • Receives input from keypad • Calculates signals based off of inputs

  21. Sample calculations: • Sine wave : incr = (table length / sampling rate) * frequency = (4096 / 800,000) * frequency • Chirp : c_rate = (end_frq-start_frq) / duration incr = (table length / sampling rate) * frequency = (4096 / 800,000) * frequency incr += c_rate Arduino Functions (cont)

  22. FPGA http://papilio.cc/uploads/Papilio/p1sparkfun.jpg

  23. Model used: Papilio ONE • Cheap • Reasonably fast clock (31.25ns) • 48 I/O pins • Open source, large amount of documentation FPGA

  24. FPGA Flowchart

  25. Top Level Schematic of FPGA code

  26. Take the system clock as input • Output an adjusted clock based on an integer factor • i.e. If (i = 160) and (TCLOCKIN = 31.25ns) then (TCLOCKOUT = 5us) • Code taken from: http://vhdlguru.blogspot.com/2011/03/clock-frequency-converter-in-vhdl.html AdderClock and AdderClock2

  27. Reg3 • Parallel load register • Loads the data into INCR only • stores both PHASE and INCR data Adder2 • Adds INCR and PHASE and sense it to the PHASE input on the register Reg3 and Adder2

  28. Essentially a wavetable • Outputs a 12 bit unsigned value based on the PHASE input • Only accepts new values if clk_en is high • Based on code taken from: http://www.alteraforum.com/forum/showthread.php?t=26594 sincos_lut

  29. Outputs control signals to DAC, adjustable in code DAC control

  30. REF191 chip supplies 2.048VDC reference to DAC • DAC outputs a voltage based on the formula: • 2VREF(xDATA/x1000)V • xDATA is 12 bit number in hex from FPGA DAC circuit

  31. Adjusts amplitude of output with simple voltage divider • Buffers output so load impedance has no effect on signal amplitude • Filters DC bias from DAC after buffer POT circuit

  32. Simply separates out the 200VDC needed to bias the transducer from the sound signal received. Receive Circuit

  33. Chirp Demo

  34. Replace the old circuit entirely by adding a transformer and a 4 high breakdown voltage zener diodes to SEND circuitry • Combine two transducers into one using a diode clamp and program Arduino/FPGA to compensate for pulse/echo system • Reduce size of overall circuitry and put into a plastic box for portability, adding a power switch for ease of use Future Work

  35. Questions?

More Related