course introduction n.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
Course Introduction PowerPoint Presentation
Download Presentation
Course Introduction

Loading in 2 Seconds...

play fullscreen
1 / 11

Course Introduction - PowerPoint PPT Presentation


  • 145 Views
  • Uploaded on

Course Introduction. Marco D. Santambrogio marco.santambrogio @polimi.it. Course Objectives. Have each students to design an FPGA-based system SoC HPC HW accelerators etc.. Envision where/how/why to use FPGAs in students’ research. Topics. VHDL (5h)

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about 'Course Introduction' - astra


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
course introduction

Course Introduction

Marco D. Santambrogio

marco.santambrogio@polimi.it

course objectives
Course Objectives
  • Have each students to design an FPGA-based system
    • SoC
    • HPC
    • HW accelerators
    • etc..
  • Envision where/how/why to use FPGAs in students’ research
topics
Topics

VHDL (5h)

[Tools/VM+]IP-Cores synthesis (5h)

IP-Cores simulation (2h)

Design of an FPGA SoC using EDK (3h)

Reconfiguration (Partial, Dynamic, etc…) (3h)

Projects assignments (2h)

a possible agenda
A possible agenda
  • VHDL (5h)
    • 18/3 @ 2pm (2.5h) && 19/3 @ 10am (2.5h)
  • Tools/VM+IP-Cores synthesis (5h)
    • 25/3 @ 2pm (3h) && 26/3 @ 10am (2h)
  • IP-Cores simulation (2h)
    • 28/3 @ 9.30am (2h)
  • Design of an FPGA SoC using EDK (3h)
    • 1/4 @ 2pm (3h)
  • Reconfiguration (Partial, Dynamic, etc…) (3h)
    • 2/4 @ 10am (3h)
  • Projects assignments (2h)
    • 4/4 @ 9am (2h)
projects
Projects
  • Self-assigned projects
    • Systems design proposed by the students
  • Research projects
    • Research projects identified by the instructor
    • Work on both theoretical and technical/engineering aspects will be carried on…
      • A good starting point, if interested, to discus/evaluate a possible publication
tools and fpgas
Tools and FPGAs

Xilinx FPGA (e.g.V5 and Zynq)

Xilinx tools

Obviously, Xilinx is not the only FPGA vendors, but it is the one that we are using in the lab with a sufficient amount of boards that can be shared/used by the students

exams
Exams

When: 17/4 @ 9am (3h) && @ 2pm (3h)

What: Present to the rest of the class the project

exams1
Exams

When: 17/4 @ 9am (3h) && @ 2pm (3h)

What: Present to the rest of the class the project

contacts and office hours
Contacts and Office Hours
  • Marco D. Santambrogio
    • Contact:
      • email: marco.santambrogio@polimi.it
      • skype: marco.santambrogio
      • office: 3492 (DEI, first floor)