Loading in 2 Seconds...
Loading in 2 Seconds...
Technical Solutions for High Vacuum Compatible FEE for the EXL Recoil Detector. Vacuum operating pressure? bakeout temperature? what’s in the vacuum system, what’s not? Materials & construction which materials? Electronics & electrical connections where is the FEE?
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
Technical Solutions for High Vacuum Compatible FEE for the EXL Recoil Detector
Update & Issues
on behalf of the AIDA collaboration
(Edinburgh – Liverpool – STFC DL & RAL)
School of Physics
The University of Edinburgh
Selectable gain 20 100020000 MeV FSR
Low noise 12 60050000 keV FWHM
energy measurement of implantation and decay events
Selectable threshold < 0.25 – 10% FSR
observe and measure low energy b, b detection efficiency
Integral non-linearity < 0.1% and differential non-linearity < 2% for > 95% FSR
spectrum analysis, calibration, threshold determination
Autonomous overload detection & recovery ~ ms
observe and measure fast implantation – decay correlations
Nominal signal processing time < 10ms
observe and measure fast decay – decay correlations
Receive (transmit) timestamp data
correlate events with data from other detector systems
Timing trigger for coincidences with other detector systems
DAQ rate management, neutron ToF
Diagram (above) of the FEE boards as they would fit in the vertical plane. The grey rectangles are heat conductive foam pads which conform to the component outlines and conduct the heat to the water cooled metalwork. The green is pcb, the orange is a Samtec 80 pin connector with a 2.3mm height and the dark brown is the ASIC. The connections to the detector will be on the mezzanine boards to the left and to the acquisition network computers and BUTIS on the right. These are not shown.
Diagram ( alongside) shows the layout of a sub-board.
Project web site
Project Technical Specification
ASIC Project Specification v1.3
FEE Specification v0.5
The University of Edinburgh (lead RO)
Phil Woods et al.
The University of Liverpool
Rob Page et al.
STFC DL & RAL
John Simpson et al.
Project Manager: Tom Davinson
This presentation includes material from other people
Ian Lazarus & Patrick Coleman-Smith (STFC DL)
Steve Thomas (STFC RAL)
Dave Seddon & Rob Page (University of Liverpool)
Berta Rubio (IFIC, CSIC University of Valencia)
Note – amongst other assumptions, we assume detector cooling