1 / 7

CPLD 簡介

CPLD 簡介. 2011/01/16 v1.0 By Johnson Chang. What is CPLD. C omplex P rogrammable L ogic D evice Your own ASIC ( A pplication S pecified Integrated Circuit) Logic Design  Implementation with Standard TTL / COMS CPLD / FPGA. Why CPLD?. Large Digital Logic Design is possible

annot
Download Presentation

CPLD 簡介

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CPLD 簡介 2011/01/16 v1.0 By Johnson Chang

  2. What is CPLD • Complex Programmable Logic Device • Your own ASIC ( Application Specified Integrated Circuit) • Logic Design  Implementation with • Standard TTL / COMS • CPLD / FPGA

  3. Why CPLD? • Large Digital Logic Design is possible • Minimize PCB size • High Speed ( 3/4/5 nS vs 18nS ) • Security

  4. CPLD TTL

  5. How to design CPLD • Xilinx / Altera • Altera Quartus / Maxplux II (phase out) • Block Diagram Schematic ( bdf ) / VHDL / Verilog

  6. Study Sequence • Quartus Installation • Example Demonstration • Introduction of Terasic CPLD Kit • Programming Example • Implement 74LS138 with 3 SW input • Implement 74LS138 with 2Hz input • Design a 7-Segment decoder • Design a 4*7 7-Segment decoder • Design a 4-byte RAM • Design a counter 1,3,5,7,1,3,5,7、、、

  7. Learning Material • 陳慶逸的教學網站 • CPLD/FPGA數位電路教學與設計資源 • 張正賢教學網站

More Related