pertemuan 18 control unit 1 n.
Download
Skip this Video
Download Presentation
Pertemuan 18 Control Unit 1

Loading in 2 Seconds...

play fullscreen
1 / 13

Pertemuan 18 Control Unit 1 - PowerPoint PPT Presentation


  • 169 Views
  • Uploaded on

Pertemuan 18 Control Unit 1. Matakuliah : H0344/Organisasi dan Arsitektur Komputer Tahun : 2005 Versi : 1/1. Learning Outcomes. Pada akhir pertemuan ini, diharapkan mahasiswa akan mampu : Menjelaskan prinsip kerja control unit dalam mengeksekusi beberapa instruction. Outline Materi.

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about 'Pertemuan 18 Control Unit 1' - annabella-oral


Download Now An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
pertemuan 18 control unit 1

Pertemuan 18Control Unit 1

Matakuliah : H0344/Organisasi dan Arsitektur Komputer

Tahun : 2005

Versi : 1/1

learning outcomes
Learning Outcomes

Pada akhir pertemuan ini, diharapkan mahasiswa

akan mampu :

  • Menjelaskan prinsip kerja control unit dalam mengeksekusi beberapa instruction
outline materi
Outline Materi
  • Micro-Operations
  • Control of Processor
  • Hardwired Implementation
slide4

Micro-operation

Constituent elements of a program execution

slide5

Micro-operation

The fetch cycle

t1 : MAR  PC

t2 : MBR  Memory

PC  PC + 1

t3 : IR  MBR

slide6

Micro-operation

The indirect cycle

t1 : MAR  IR(address)

t2 : MBR  Memory

t3 : IR(address)  MBR(address)

The interrupt cycle

t1 : MBR  PC

t2 : MAR  Save_address

PC  Routine_address

t3 : Memory  MBR

slide7

Micro-operation

The execute cycle

t1 : MAR  IR(address)

t2 : MBR  Memory

t3 : R1  R1 + MBR

Add R1, X

t1 : MAR  IR(address)

t2 : MBR  Memory

t3 : MBR  MBR + 1

t4 : Memory  MBR

If (MBR = 0) then (PC  PC + 1)

Isz X

t1 : MAR  IR(address)

MBR  PC

t2 : PC  IR(address)

Memory  MBR

t3 : PC  PC + 1

Bsa X

slide8

Micro-operation

Flowchart for instruction cycle

slide9

Control of The processor

Model of the control unit

slide10

Control of The processor

Data paths and control signals

slide11

Control of The processor

Micro-operations and control signals

slide12

Control of the processor

Internal Processor Organization