1 / 51

Chapter 4 Processor Technology and Architecture

Chapter 4 Processor Technology and Architecture. Chapter 4 Processor Technology and Architecture. Chapter Outline CPU Operation Instructions and Instruction Sets Instruction Format Clock Rate CPU Registers Word Size Enhancing Processor Performance The Physical CPU Future Trends.

adler
Download Presentation

Chapter 4 Processor Technology and Architecture

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Chapter 4Processor Technology and Architecture

  2. Chapter 4Processor Technology and Architecture Chapter Outline CPU Operation Instructions and Instruction Sets Instruction Format Clock Rate CPU Registers Word Size Enhancing Processor Performance The Physical CPU Future Trends

  3. Chapter Goals • Describe CPU instruction and execution cycles • Explain how primitive CPS instructions are combined to form complex processing operations • Describe key CPU design features, including instruction format, word size, and clock rate • Describe the function of general-purpose and special-purpose registers • Compare and contrast CISC and RISC CPUs • Describe the principles and limitations of semiconductor-based microprocessors

  4. Chapter Topics

  5. CPU Operation • Control unit • Moves data and instructions between main memory and registers • Arithmetic logic unit (ALU) • Performs computation and comparison operations • Set of registers • Storage locations that hold inputs and outputs for the ALU

  6. Actions Performed by CPU

  7. Instructionsand Instruction Sets • Instruction • Lowest-level command • A bit string, logically divided into components (op code and operands) • Three types (data movement, data transformation, sequence control) • Instruction sets • Collection of instructions that a CPU can process

  8. InstructionsAn Example Format

  9. Data Movement Instructions • Copy data (MOVE) among registers, primary storage, secondary storage, and I/O devices

  10. Data Transformations • Implement simple Boolean operations (NOT, AND, OR, and XOR) • Implement addition (ADD) • Implement bit manipulation (SHIFT) • Logical shift • Arithmetic shift

  11. Primitive Data Transformation Instructions

  12. Data TransformationsLogical SHIFT (end-off)

  13. Data TransformationsLogical SHIFT bit extraction

  14. Data TransformationsArithmetic SHIFT multiplication

  15. Sequence Control Operations • Control the next instruction to be fetched or executed • Operations • Unconditional branch • Conditional branch • Halt

  16. Complex Processing Operations • Implemented by appropriate sequences of primitive instructions • Represent combinations of primitive processing operations • Represent a tradeoff between CPU complexity and • Programming simplicity • Program execution speed

  17. Instruction Set Extensions • Additional instructions required when new data types are added • Some include instructions that combine data transformation with data movement

  18. Instruction Format • Template describing op code position and length, and position, type, and length of each operand • Vary among CPUs (op code size, meaning of specific op code values, data types used as operands, length and coding format of each type of operand) • Most CPUs support multiple instructional formats

  19. Instruction Formats Register/Immediate Register/Register/Register Register/Register/Address

  20. Instruction Length

  21. Reduced Instruction Set Computing (RISC) • Uses fixed length instructions, short instruction length, large number of general-purpose registers • Generally avoids complex instructions, especially those that combine data movement and data transformation • Simpler but less efficient than CISC (Complex Instruction Set Computing)

  22. Clock Rate • Number of instructions and execution cycles potentially available in a fixed time interval • Typically measured in thousands of MHz(1000 MHz = 1 GHz) • Rate of actual or average instruction execution is measured in MIPS or MFLOPS • CPU cycle time – inverse of clock rate • Wait state

  23. CPU Registers • Primary roles • Hold data for currently executing program that is needed quickly or frequently (general-purpose registers) • Store information about currently executing program and about status of CPU (special-purpose registers)

  24. General-Purpose Registers • Hold intermediate results and frequently needed data items • Used only by currently executing program • Implemented within the CPU; contents can be read or written quickly • Increasing their number usually decreases program execution time to a point

  25. Special-Purpose Registers • Track processor and program status • Types • Instruction register • Instruction pointer • Program status word (PSW) • Stores results of comparison operation • Controls conditional branch execution • Indicates actual or potential error conditions

  26. Word Size • Number of bits a CPU can process simultaneously • Increasing it usually increases CPU efficiency, up to a point • Other computer components should match or exceed it for optimal performance • Implications for system bus design and physical implementation of memory

  27. Enhancing Processor Performance

  28. Pipelining and Superscaling

  29. Pipelining

  30. Branch Prediction and Speculative Execution • Definition: Branch prediction means “guessing” the answer to a conditional instruction • Definition: Speculative execution means filling an execution pipeline based on a branch prediction • Some CPUs execute both parts of a branch at the same time. • When the branch condition is evaluated, work on the “incorrect” branch is abandoned

  31. Range of Possible Approaches for Multiprocessing • Duplicate circuitry for some or all processing stages within a single CPU • Duplicate CPUs implemented as separate microprocessors sharing main memory and a single system bus • Duplicate CPUs on a single microprocessor that also contains main memory caches and a special bus to interconnect the CPUs

  32. Technology FocusIntel Pentium Processor Family • The Pentium processor was introduced in 1993 and has been upgraded several times • Pentium Pro • Pentium MMX • Pentium II • Pentium III • Pentium 4 • Pentium Xeon

  33. The Physical CPU • Electrical device implemented as silicon-based microprocessor • Contains millions of switches, which perform basic processing functions • Physical implementation of switches and circuits

  34. Switches and Gates • Basic building blocks of computer processing circuits • Electronic switches • Control electrical current flow in a circuit • Implemented as transistors • Gates • An interconnection of switches • A circuit that can perform a processing function on an individual binary electrical signal, or bit

  35. Basic Digital Gates

  36. Basic Adder Circuits

  37. Electrical Properties

  38. Dissipating Heatwith a Heat Sink

  39. Processor Fabrication • Performance and reliability of processors has increased with improvements in materials and fabrication techniques • Transistors and integrated circuits (ICs) • Microchips and microprocessors • First microprocessor (1971) – 2,300 transistor • Current memory chip – 300 million transistors

  40. The Intel 4004 Microprocessor

  41. Microprocessors • Use small circuit size, low-resistance materials, and heat dissipation to ensure fast and reliable operation • Fabricated using expensive processes based on ultraviolet or laser etching and chemical deposition

  42. Current Technology Capabilities and Limitations • Moore’s Law • Rate of increase in transistor density on microchips doubles every 18-24 months with no increase in unit cost • Rock’s Law • Cost of fabrication facilities for chip generation doubles every four years • Increased packing density • Electrical resistance

  43. Moores’s LawDoubles in 18-24 Months

  44. Packing Density

  45. Future Trends • Semiconductors are approaching fundamental physical size limits • Technologies that may improve performance beyond semiconductor limitations • Optical processing • Hybrid optical-electrical processing • Quantum processing

  46. Optical Processing • Could eliminate interconnection and simplify fabrication problems; photon pathways can cross without interfering with one another • Eliminating wires would improve fabrication cost and reliability • Not enough economic incentive to be a reality yet

  47. Electro-Optical Processing • Devices provide interface between semiconductor and purely optical memory and storage devices • Gallium arsenide • both optical and electrical properties • Silicon-based semiconductor devices • encode data in externally generated laser light

  48. Quantum Processing • Uses quantum states to simultaneously encode two values per bit (qubit) • Uses quantum processing devices to perform computations • Theoretically well-suited to solving problems that require massive amounts of computation

  49. Summary • CPU operation • Instruction set and format • Clock rate • Registers • Word size • Physical implementation • Future trends

More Related