10/19/2011. 55:032 - Introduction to Digital Design. Page 2. Metastability and Asynchronous Inputs. Terms and DefinitionsClocked synchronous circuitscommon reference signal called the clockstate of the circuit changes in relation to this clock signalAsynchronous circuitsinputs, state, and outputs sampled or changed independent of a common reference signal[R-S latch is asynchronous, J-K master/slave FF is synchronous]Synchronous inputsactive only when the clock edge or level is active9444
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.