Studio session 1 introduction to vhdl and related tools
Download
1 / 17

Studio Session 1: Introduction to VHDL and related Tools - PowerPoint PPT Presentation


  • 104 Views
  • Uploaded on

Studio Session 1: Introduction to VHDL and related Tools. EE19D – 25/01/2005. Topic. Definitions Visual Introduction of VHDL using EVITA ( www.aldec.com ) Getting started with Xilinx ISE Tool Simulation of VHDL Models with Moldelsim. Definition of an HDL.

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about ' Studio Session 1: Introduction to VHDL and related Tools' - yates


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

Topic
Topic

  • Definitions

  • Visual Introduction of VHDL using EVITA (www.aldec.com)

  • Getting started with Xilinx ISE Tool

  • Simulation of VHDL Models with Moldelsim


Definition of an hdl
Definition of an HDL

  • Def: A high level programming language used to model hardware.

    • special hardware related constructs

    • digital (now) and analog (near future)

    • models used for documentation, simulation, synthesis, and test generation

    • have been extended to the system design level


Language semantics
Language Semantics

  • Semantics: what is the meaning of a language construct?

  • HDLs have different semantics for different applications:

    • Simulation

    • Synthesis

    • Test

  • In this course we will be concerned with simulation and synthesis semantics.


VHDL

  • VHDL = VHSIC Hardware Description Language

  • VHSIC = Very High Speed Integrated Circuit Program

  • DOD began development in 1983

    • design exchange among VHSIC contractors

    • document parts with long functional life

  • IEEE Standardization

    • Standardization process began in 1985

    • IEEE Standard 1076 in 1987

    • Updated in 1993


Significance of vhdl
Significance of VHDL

  • VHDL provides a text based approach to structured hardware modeling and design.

  • Analogous to high level software languages such as PASCAL, C, C++, and JAVA.

  • An important tool in managing the complexity of VLSI systems.


Why use vhdl
Why Use VHDL?

  • Reason #1: it allows textual design representation

  • Reason #2: Ability to model at different levels of abstraction


SYSTEM

CHIP

REGISTER

GATE

CIRCUIT

SILICON

Abstraction Levels



V+

S

G

P

D

D

G

Vout

Vin

N

S

CIRCUIT LEVEL

Inverter


S

Q

Q

R

Q

S

R

Q

GATE LEVEL

Flip Flop


Select

REG

MUX

REG

CLK A

CLK B

INC

REGISTER LEVEL


CHIP LEVEL

RAM

µ

8

8

P

Par.

Port

8

USART

Int.

Con.


SYSTEM LEVEL

IMU

A/B

Computer

RADAR

C/D



Structural register level, and chip level.

Decomposition

Reason #3: Design Decomposition

VHDL supports very naturally the Design Decomposition process.

behavioral

model


Reason #4: Design Validation register level, and chip level.

  • VHDL can be used to validate design at a high level, thus detecting errors early in the design process

  • Important, because finding errors later is expensive


ad