Design Considerations in CLBs for Deep Sub-Micron Technologies

Download Presentation

Design Considerations in CLBs for Deep Sub-Micron Technologies

Loading in 2 Seconds...

- 54 Views
- Uploaded on
- Presentation posted in: General

Design Considerations in CLBs for Deep Sub-Micron Technologies

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Design Considerations in CLBs for Deep Sub-Micron Technologies

Louis Alarcón

Octavian Florescu

As technology scales…

- The effects due to process variations will become more pronounced.
- Regular structures are needed to mitigate these effects.

- Leakage will increase as the VTH are scaled.
- Low leakage architectures will be needed to control stand-by power.

Stack

Regular

Low Leakage

Slow due to RC delay

Current Sensing

Recover performance loss through smaller voltage swings.

Current

Sense

OUT

OUT

CLK

S

S

Pass

Transistor

Stack

Data

Inputs

Program

Bits

P0

B

S

A

to

sense

amp

Root

Input

B

Logic

Programming

(P0, P1, P2, P3)

S

A

B

B

- Inverted multiplexer tree
- “pseudo-differential” currents at the outputs
- Data inputs: 4
- Program bits: 16

I1

V2

V1

IOFF 0

V1

V2

ION

IBIAS

V = V1 - V2 > 0

ION

IOFF

CLB

V2

V1

ION

IOFF

Conditional

Precharge

Sense

Amplifier

(CP)

Clamped

Bit-Line

Sense

Amplifier

(CBL)

DCVSL-based

Sense Amplifier

(DCVSL-SA)

I1

V2

V1

IOFF 0

V1

V2

ION

IBIAS

V = V1 - V2 > 0

ION

IOFF

V2

V1

CLB

ION

IOFF

Conditional

Precharge

Sense

Amplifier

(CP)

Clamped

Bit-Line

Sense

Amplifier

(CBL)

DCVSL-based

Sense Amplifier

(DCVSL-SA)

I1

V2

V1

IOFF 0

ION

IBIAS

V1

V2

V = V1 - V2 > 0

ION

IOFF

V2

V1

CLB

ION

IOFF

Conditional

Precharge

Sense

Amplifier

(CP)

Clamped

Bit-Line

Sense

Amplifier

(CBL)

DCVSL-based

Sense Amplifier

(DCVSL-SA)

I1

V2

V1

IOFF 0

ION

IBIAS

V = V1 - V2 > 0

V2

V1

ION

IOFF

Conditional

Precharge

Sense

Amplifier

(CP)

V1

V2

ION

IOFF

CLB

Clamped

Bit-Line

Sense

Amplifier

(CBL)

DCVSL-based

Sense Amplifier

(DCVSL-SA)

Leakage Current

CBL

CMOS

CMOS

CP

CBL

TG

DCVSL-SA

DCVSL-SA

TG

CP

EDP

Looks too good to be true? It probably is…

ION,min needed

by the sense

amplifier

V should be > 0

for proper sensing

upsize

ION

VSA

CLB

(Stack)

CP

SA

Root

Input

ION

VSA

IOFF

CBL

CP

CBL

DCVSL-SA

DCVSL-SA

CP

Leakage Current

EDP

- Yield Target: 99% (Monte Carlo process and mismatch simulations)
- needs to be verified in silicon

Solid line has a 99% yield over all process corners.

Overkill?

The yield increases as VDD increases

CP (Upsized)

CLB: 10x

CP Sense Amp: 2x

EDP CP

Performance

Loss

CP

Dash-dotted line represents a constant Yield Line.

Size of CLB tailored to desired Yield and VDD.

CP (Upsized)

CLB: 10x

CP Sense Amp: 2x

EDP CP

B

99% yield line

A

CP

YieldB = YieldA

CP (Upsized)

CLB: 10x

CP Sense Amp: 2x

Upsized EDP

EDP CP

B

99% yield line

CP

A

CMOS

CP

TG

YieldB = YieldA

Upsized EDP

CBL (Upsized)

EDP CBL

CBL

B

CBL 99% line

CP

A

CBL

CMOS

TG

YieldB = YieldA

Upsized EDP

EDP

CBL

DCVSL-SA (Upsized)

CP

B

DCVSL-SA 99% line

CMOS

A

DCVSL-SA

TG

DCVSL-SA

YieldB = YieldA

EDP

(w/o sizing for yield)

EDP

(constant yield)

CBL

CBL

CP

CP

CMOS

CMOS

TG

TG

DCVSL-SA

DCVSL-SA

EDP

(w/o sizing for yield)

EDP

(constant yield)

CBL

CBL

CP

CP

CMOS

CMOS

TG

TG

DCVSL-SA

DCVSL-SA

High Voltage Space

EDP

(constant yield)

CBL

Leakage

Current

CMOS

CP

CBL

CMOS

DCVSL-SA

TG

TG

CP

DCVSL-SA

- DCVSL-SA best performing SA, and competitive with current TG and CMOS implementations.
However…

- More difficult to design
- Analog-like design process

- Less versatile
- Mandatory latch at the output
- DVS

- Higher design risk
- 6 unacceptable

- DCVSL-SA best performing SA, and competitive with current TG and CMOS implementations.
However…

- More difficult to design
- Analog-like design process

- Less versatile
- Mandatory latch at the output
- DVS

- Higher design risk
- 6 unacceptable

- Design of Sense Amplifiers in the future will become more challenging.
- Impact of process variations will become more pronounced
- VDD will continue to scale
- VSA/VDD increases
- VTH/VDD increases

- The useful design space will be limited.
- Low leakage environments
- High voltage, low energy space

Thank you

Design Considerations in CLBs for Deep Sub-Micron Technologies

Louis Alarcon

Octavian Florescu

CP

CBL

CP

CBL

CMOS

TG

DCVSL-SA

DCVSL-SA

CBL

CP

TG

CMOS

DCVSL-SA