1 / 14

102-1 Under-Graduate Project Improving Timing, Area, and Power

102-1 Under-Graduate Project Improving Timing, Area, and Power. Speaker: 黃乃珊 Adviser: Prof. An- Yeu Wu Date : 2013/12/12. Introduction. When design in RTL, the designer need to be aware of timing , area and power issues.

veata
Download Presentation

102-1 Under-Graduate Project Improving Timing, Area, and Power

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. 102-1 Under-Graduate Project Improving Timing, Area, and Power Speaker: 黃乃珊 Adviser: Prof. An-Yeu Wu Date: 2013/12/12

  2. Introduction • When design in RTL, the designer need to be aware of timing, area and power issues. • Meeting timing is the most critical goal in design. Only optimize for power or area after timing is met. • Synthesis tools operate in gate level, and cannot resolve all timing, area and power issues.

  3. Timing Issues • Timing v.s. Performance • Latency • How long does it take to complete a particular operation? • Unit : ns, us, ms • Throughput • How many operations can be completed per second? • Unit : Mbps, Gbps Input 1bit output Latency = 2 clock cycles Throughput = 1bit/clock cycle

  4. Timing Requirement • To fit system throughput, the timing (clock period) must be smaller than some value. • In IC design industry, the design must meet timing with margin, and using worst-case library model.

  5. How to Improve Timing? • While your clock cycle time does not fit system specification • Pipelining : Exploits temporal parallelism • Reduce the clock cycle time (clock period) • Insert pipeline registers without changing coherence of the data. • Parallel skill • Decrease data flow of your design

  6. original 2-stage pipelining Pipelining

  7. Example 1 : Simple Circuit original Critical path = 3 adders 3-stage pipelining Critical path = 1 adders

  8. Example 2 : Pipelined 16-bit Adder

  9. Parallel Processing original Parallel processing

  10. Area Issues • Area = Cost. • During the design process, the designer should be “area aware”. • Resource sharing

  11. Power Consumption in CMOS • Low power design is more and more important in today’s chip design due to heat dissipation, packaging, and portability needs. • Power Consumption • Nnode : switching activity • fclock : clock frequency • CL : node capacitance • Vdd : power supply voltage

  12. Strategy for Low-Power Design (1/2) • Vdd is technology-dependent. • Pipelining • Parallel processing • Execute tasks concurrently to improve throughput • Increase the system’s overall sampling rate • Incorporates multiple copies of hardware • CL can only be minimized by back-end design. • Optimize fclock and Nnode are the most practical power reduction techniques.

  13. Strategy for Low-Power Design (2/2) • Reducing Clock Frequency • Design with clock rate that is ‘just right’ • Clock Gating • Reducing switching activity • Avoid unnecessary circuit switching • Reducing switching activity at I/O pins • Use simple hardware if it gets the job done

  14. Example : Multiplier original Low-power design

More Related