Loading in 5 sec....

DAG-Aware AIG Rewriting A Fresh Look at Technology-Independent Combinational Logic SynthesisPowerPoint Presentation

DAG-Aware AIG Rewriting A Fresh Look at Technology-Independent Combinational Logic Synthesis

Download Presentation

DAG-Aware AIG Rewriting A Fresh Look at Technology-Independent Combinational Logic Synthesis

Loading in 2 Seconds...

- 131 Views
- Uploaded on
- Presentation posted in: General

DAG-Aware AIG Rewriting A Fresh Look at Technology-Independent Combinational Logic Synthesis

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

DAG-Aware AIG Rewriting A Fresh Look at Technology-Independent Combinational Logic Synthesis

Alan Mishchenko Satrajit Chatterjee Robert BraytonUC Berkeley

- Motivation
- Previous work
- Example
- Experiments
- Conclusions

- Traditional combinational tech-independent synthesis
- suboptimal
- complicated
- hard to implement
- slow

- We propose to replace it with synthesis that is
- suboptimal, but
- simple
- easier to implement
- fast

- Per Bjesse and Arne Boralv, "DAG-aware circuit compression for formal verification",ICCAD 2004
- Pre-compute all two-level subgraphs
- group them into equivalence classes by functionality

- For each node in the topological order
- Rewrite the subgraph rooted at a node, as long as area (the number of nodes) does not increase
- Account for logic sharing (DAG-aware)

- (Optional) Iterate until no improvement

- Rewrite the subgraph rooted at a node, as long as area (the number of nodes) does not increase

- Pre-compute all two-level subgraphs

Subgraph 2

Subgraph 1

Subgraph 3

A

A

a

a

b

c

b

a

c

a

a

c

a

b

b

c

b

c

a

Subgraph 2

Subgraph 1

B

B

a

c

b

a

c

a

b

a

c

a

b

Subgraph 2

Subgraph 1

- Pre-computing subgraphs
- Consider function f = abc

- Rewriting subgraphs

Rewriting node A

Rewriting node B

In both cases 1 node is saved

- First, we introduce two concepts
- NPN-classes of Boolean functions
- k-feasible cuts in the network

- Example 1:
F = ab + c

G = ac + b

= a + bc

- Definition. Two functions belong to the same NPN-class (are NPN-equivalent) if one of them can be derived from the other by permuting inputs, complementing inputs, and complementing the output

- Example 3:
F = ab + c

H = a(b+c)

- Example 2:
F = ab + c

F = ab

NPN-equivalent

Not NPN-equivalent

NPN-equivalent

n

p

k

s

a

b

c

PIs: a, b, c

- Definition. A set of nodes C is a k-feasible cut for a node n if (1) all the paths from the primary inputs (PIs) to node n pass through at least one node in C,(2) the number of nodes in C does not exceed k

- 3-feasible cuts of n:
C1 = { p, k }

C2 = { a, b, s }

- Not 3-feasible cuts of n:
C3 = { p, b, c }

C4 = { a, b, s, c }

- Pre-compute AIGs with non-redundant structure for all NPN-classes of 4-variable functions
- The total number (222)
- Appear in benchmark circuits (~100)
- Account for 99% of area implement in rewriting (~40)

- For each node in the topological order
- Compute all 4-input cuts (on average, 6 cuts per node)
- Match each cut into its NPN class (a hash table lookup)
- Try all structural implementations of the class, choose the best
- If the area (and delay!) does not increase, accept the change

3 levels

3 levels

4 nodes

3 nodes

The number of AIG nodes is reduced. The number of AIG levels is the same.

- Cost functions for technology-independent synthesis
- The number of factored form literals (the previous work)
- The number of AIG nodes and levels (the proposed work)

- These cost functions are “apples” and “oranges”
- For fairness, the comparison is done after mapping
- Using MCNC benchmarks (vs. SIS and MVSIS)
- Using IWLS 2005 benchmarks (vs. MVSIS)

- ABC mapper for standard cells and FPGAs is used

- ABC script “resyn2”
- “b; rw; rf; b; rw; rwz; b; rfz; rwz; b”
(performs 10 rewriting passes over the network)

- b (balance) tries to reduce delay without increasing area
- rw/rf (rewrite/refactor) tries to reduce area without increasing delay
- rwz/rfz the same as above, but allow for zero-cost replacements

- “b; rw; rf; b; rw; rwz; b; rfz; rwz; b”
- MVSIS “mvsis.rugged”
- SIS “script.delay” and “script.rugged + speed_up”
- Runtimes are measured on 1.6GHz CPU

- Introduced ABC
- Presented DAG-aware AIG rewriting
- Showed promising experimental results
- Future work
- AIG rewriting with larger cut size
- Sequential AIG rewriting