# Determining the Optimal Process Technology for Performance-Constrained Circuits - PowerPoint PPT Presentation

1 / 20

Determining the Optimal Process Technology for Performance-Constrained Circuits. Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5 th , 2006. Outline. Motivation Methodology Related work Results Conclusion. Performance Classes. Unconstrained

I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.

Determining the Optimal Process Technology for Performance-Constrained Circuits

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

## Determining the Optimal Process Technology for Performance-Constrained Circuits

Michael Boyer & Sudeep Ghosh

ECE 563: Introduction to VLSI

December 5th, 2006

• Motivation

• Methodology

• Related work

• Results

• Conclusion

### Performance Classes

• Unconstrained

• General-purpose microprocessors

• Constrained

• Digital signal processors

• Many embedded devices

• Relation to technology scaling

### Methodology

• Build circuit in multiple technologies

• Vary supply voltage and measure:

• Delay

• Active power

• Leakage power

• Vary duty cycle and frequency and compute minimum power

### Total Power Calculation

= activity factor

T = circuit delay

Ttarget = maximum delay = 1 / frequency

### Related Work

• 1995: Minimizing Power Consumption in Digital CMOS Circuits

• Chandrakasan & Brodersen

• 2005: An Ultra Low Power System Architecture for Sensor Network Applications

### Conclusion

• 0.6um best choice for low duty cycle, low frequency operation

• Problems:

• PTMs

• 1.6um

### References

• S. Borkar, “Design Challenges of Technology Scaling”, IEEE Micro, vol. 19, no. 4, pp. 23-29, 1999.

• A. Chandrakasan and R. Brodersen, “Minimizing Power Consumption in Digital CMOS Circuits”, Proceedings of the IEEE, vol. 83, no. 4, pp. 498-523, 1995.

• M. Hempstead, et al, “An Ultra Low Power System Architecture for Sensor Network Applications”, Proceedings of the 32nd International Symposium on Computer Architecture, 2005.

• Y. Cao, et al, “New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Simulation”, CICC, pp. 201-204, 2000.

• C. Hu, “BSIM Model for Circuit Design Using Advanced Technologies”, Symp. VLSI Circuits, pp. 5-6, 2001.