html5-img
1 / 35

EE 5393: Circuits, Computation and Biology

AND. OR. AND. Marc D. Riedel. Assistant Professor, ECE University of Minnesota. EE 5393: Circuits, Computation and Biology. From ad hoc to Systematic… . “ A Symbolic Analysis of Relay and Switching Circuits ,” M.S. Thesis , MIT, 1937.

seda
Download Presentation

EE 5393: Circuits, Computation and Biology

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. AND OR AND Marc D. Riedel Assistant Professor, ECE University of Minnesota EE 5393: Circuits, Computation and Biology

  2. From ad hoc to Systematic… “A Symbolic Analysis of Relay and Switching Circuits,”M.S. Thesis, MIT, 1937 “A Mathematical Theory of Communication,” Bell System Technical Journal,1948. Claude E. Shannon1916 –2001 Basis of all digital computation. Basis of information theory, coding theoryand all communication systems.

  3. Building Digital Circuits Intel 4004(1971) ~2000 gates Intel “Nehalem”(2008) ~2 billion gates

  4. Boxes inside Boxes [inside boxes…] 2000 transistors(Intel 4004, 1971) 800 million transistors(Intel Penryn, 2007) 1 transistor (1960’s)

  5. From Chips to Computers IBM’s Blue Gene: 64,000 Processors

  6. The Computational Landscape “There are known ‘knowns’; and there are unknown ‘unknowns’; but today I’ll speak of the known ‘unknowns’.” – Donald Rumsfeld, 2002 • Abutting true physical limits. • Cost and complexity are starting to overwhelm. Semiconductors:exponentially smaller, faster, cheaper – forever?

  7. circuit Integrated Circuits inputs outputs 0 1 1 0 1 1 0 0 0 1 • What do integrated circuits do? • accept zeros and ones as inputs; • produce zeros and ones as outputs.

  8. circuit Integrated Circuits inputs outputs 0 1 1 0 1 1 0 0 0 1 • Why do we want this? • zeros and ones represent information; • circuit performs computation.

  9. circuit Integrated Circuits inputs outputs 0 1 1 0 1 1 0 0 0 1 • How do we build (design) such circuits? • hierarchically, from components.

  10. inputs outputs … … . . . digital circuit … Building Digital Circuits • Design is driven by the input/output specification. • CAD tools are not part of the design process; they are the design process.

  11. One made-up fact… [well, an abstraction really…] A Logic Gate

  12. 0 0 0 1 1 0 1 1 Logic Gates Common Gate: “AND” gate 0 0 0 1

  13. Logic Gates Common Gate: “OR” gate 0 0 0 0 1 1 1 0 1 1 1 1

  14. Logic Gates Common Gate: “NAND” gate 0 0 1 0 1 1 1 0 1 1 1 0

  15. Logic Gates Common Gate: “NOR” gate 0 0 1 0 1 0 1 0 0 1 1 0

  16. Logic Gates Common Gate: “XOR” gate 0 0 0 0 1 1 1 0 1 1 1 0

  17. w x 1 1 w x 2 2 w ... 0 w x n n Linear Threshold Gates

  18. Linear Threshold Gates Useful Model?

  19. inputs outputs circuit Digital Circuit

  20. inputs outputs circuit gate Digital Circuit

  21. NAND OR AND AND NOR AND Memoryless Circuits Acyclic (i.e., feed-forward)circuits are always memoryless. 1 1 0 1 0 0 0 1 0 1 1 1

  22. 1 1 0 NAND 1 0 OR 0 0 1 AND AND 0 1 NOR 1 1 AND Memoryless Circuits Acyclic (i.e., feed-forward)circuits are always memoryless. Are memoryless circuits always acyclic? “Memoryless networks can never have feedback loops.” “A memoryless circuit is a directed acyclic graph (DAG)...”

  23. Memoryless Circuits Acyclic (i.e., feed-forward)circuits are always memoryless. Are memoryless circuits always acyclic? “Memoryless networks can never have feedback loops.” “A memoryless circuit is a directed acyclic graph (DAG)...” Designers and EDA tools follow this practice.

  24. AND OR AND OR AND OR Circuits with Cycles x a = + + + f b ( a x ( d c ( x f ))) 1 1 b x c d

  25. Circuits with Cycles 0 0 x AND a OR = + + + 0 0 f b ( a x ( d c ( x f ))) 1 1 b AND 0 x OR c AND d OR

  26. Circuits with Cycles 0 0 x AND a OR = + + + f b ( a x ( d c ( x f ))) 1 1 b AND 0 x OR c AND d OR

  27. Circuits with Cycles 1 x AND a OR = + + + 1 1 f b ( a x ( d c ( x f ))) 1 1 b AND 1 1 x OR c AND d OR

  28. Circuits with Cycles Circuit is cyclic yet memoryless; computes functions f1 and f2 with 6 gates. 1 x AND An acyclic circuit computing these functions requires 8 gates. a OR = + + f b ( a x ( d c )) 1 b AND 1 1 x OR c AND = + + f d c ( x b a ) 2 d OR

  29. Circuits with Cycles Circuit is cyclic yet memoryless; computes functions f1 and f2 with 6 gates. There is no feedback in a functional sense. x A cyclic topology permits greater overlapin the computation of the two functions: AND An acyclic circuit computing these functions requires 8 gates. a OR = + + f b ( a x ( d c )) 1 b AND x OR c AND = + + f d c ( x b a ) 2 d OR

  30. Computing with Feedback Theory • Formulate a precise model for analysis. • Provide constructions and lower bounds proving thatcyclic designs can be more compact. Practice • Devise efficient techniques for analysis and synthesis. • Implementthe ideas and demonstrated they are applicable for a wide range of circuits.

  31. Theory Strategy: • Exhibit a cyclic circuit that is optimalin terms of the number of gates, say with C(n) gates, for n variables. • Prove a lower bound on the size of an acyclic circuit implementing the same functions, say A(n) gates. Main Result:

  32. Cost 37 Acyclic circuit Always memoryless Cyclic circuit Cost 34 Memoryless Cyclic circuit Not memoryless Cost 30

  33. Feedback in Genetic Systems?Chemical Systems?

More Related