'Free clock gating circuit' presentation slideshows

32-bit parallel load register with clock gating

32-bit parallel load register with clock gating. Lan Luo. ECE Department, 200 Broun Hall, Auburn University, Auburn, AL 36849, USA luolan1@auburn.edu. ELEC 6270 Project December 2007. Outline. Concept of Power Dissipation & Clock Gating Schematics of Basic Cells Simulation Results

286 views • 18 slides