Loading in 5 sec....

Soft Error Rate Determination for Nanometer CMOS VLSI Circuits Master’s Defense Fan WangPowerPoint Presentation

Soft Error Rate Determination for Nanometer CMOS VLSI Circuits Master’s Defense Fan Wang

- 206 Views
- Uploaded on

Download Presentation
## PowerPoint Slideshow about 'Outline' - salena

**An Image/Link below is provided (as is) to download presentation**

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

Presentation Transcript

Soft Error Rate Determination for Nanometer CMOS VLSI Circuits

Master’s DefenseFan Wang

Thesis Advisor:Dr. Vishwani D. Agrawal

Thesis Committee:Dr. Fa Foster Dai and Dr. Victor P. Nelson

Department of Electrical and Computer Engineering

Auburn University, AL 36849 USA

Fan's MS Defense

Outline Circuits

- Background
- Problem Statement
- Contributions
- Proposed soft error model
- Proposed soft error propagation through logic
- Experimental results
- Discussion of results

- Conclusion

Fan's MS Defense

Motivation for This Work Circuits

- With the continuous downscaling of CMOS technologies, the device reliability has become a major bottleneck.
- The sensitivity of electronic systems can potentially become a major cause of soft (non-permanent) failures.
- The determination of soft error rate in logic circuits is a complex problem. There is no existing analysis method that comprehensively considers all the factors that influence the soft error rate.

Fan's MS Defense

Background Circuits

- Certain behaviors in the state of the art electronic circuits caused by random factors.
- Single event upset (SEU) is a non-permanent or transient error.
- Definition from NASA Thesaurus:
“Single Event Upset (SEU): Radiation-induced errors in microelectronic circuits caused when charged particles [also, high energy particles] (usually from the radiation belts or from cosmic rays) lose energy by ionizing the medium through which they pass, leaving behind a wake of electron-hole pairs”.

Fan's MS Defense

What is Soft Error Circuits

- A “fault” is the cause of errors. Faults can be permanent (hardware fault) or non-permanent.
- A non-permanent fault is a non-destructive fault and falls into two categories:
- Transient faults caused by environmental conditions like temperature, humidity, pressure, voltage, power supply, vibrations, fluctuations, electromagnetic interference, ground loops, cosmic rays and alpha particles.
- Intermittent faults caused by non-environmental conditions like loose connections, aging components, critical timing, interconnect coupling, resistive or capacitive variations and noise in the system.

- An error caused by a non-permanent fault is a “soft error”.
- With advances in manufacturing, soft errors caused by cosmic rays and alpha particles remain the dominant causes of failures in electronic systems.

Fan's MS Defense

Soft Error Rate (SER) in Specific Applications Circuits

- Figure of Merit:
- Failures In Time (FIT): Number of failures per 109 device hours
- MTTF (Mean Time To Failure): 1 year MTTF = 109/(24*365) FIT = 114,155 FIT

- SER of contemporary commercial chips is controlled to within 100~1000 FIT
- Most hard failure mechanisms produce error rate on the order of 1~100 FIT
- Programmable logic SER is almost 100 times larger than combinational logic

Fan's MS Defense

Soft Error Rate (SER) for SRAM-Based FPGA Circuits

- Effects of smaller design rules and lower supply voltages
- Radiation chamber measurement of SER at altitude of 10km at 60°N (Sweden):

Projecting through 3 design rule shrinks and 2 voltage reductions we get ≈ 1 SEU every 28.2 hours

M. Ohlsson, P. Dyreklev, K. Johansson and P. Alfke, “Neutron Single Event Upsets in SRAM-Based FPGAs,” Proc. IEEE Nuclear & Space Radiation Effects Conference, 1998.

C. E. Stroud, “FPGA Architectures and Operation for Tolerating SEUs,” VLSI Design & Test Seminar, Auburn University,January 31, 2007.

Fan's MS Defense

Reliability Requirements Circuits

Commodity flash memory reliability requirements*

* from 2002 International Technology Roadmap for Semiconductors ITRS.

** FIT = 109/MTTF

Fan's MS Defense

Single Event Transient (SET) Circuits

- SET is caused by the generation of charge due to a high-energy particle passing through a sensitive node.
- Each SET has its unique characteristics like polarity, waveform, amplitude, duration, etc., depending on particle impact location, particle energy, device technology, device supply voltage and output load.
- An “off” transistor struck by a heavy ion with high enough LET* in the junction area is most sensitive to SEU.
- Specifically, the channel region of an off-NMOS transistor and the drain region of an off-PMOS transistor are sensitive regions.

*Linear Energy Transfer (LET) is a measure of the energy transferred to the device per unit length as an ionizing particle travels through material. Unit: MeV-cm2/mg.

Fan's MS Defense

Measured Environmental Data Circuits

- Typical ground-level total neutron flux: 56.5cm-2s-1.
- J. F. Ziegler, .Terrestrial cosmic rays,. IBM Journal of Research and Development, vol. 40, no. 1, pp. 19.39, 1996.

- Particle energy distribution at ground-level:
“For both 0.5μm and 0.35μm CMOS technology at ground level, the largest population has an LET of 20 MeV-cm2/mg or less. Particles with energy greater than 30 MeV-cm2/mg are exceedingly rare.”

- K. J. Hass and J. W. Ambles, .Single Event Transients in Deep Submicron CMOS, Proc.42nd Midwest Symposium on Circuits and Systems, vol. 1, 1999.

Probability density

0 15 30

Linear energy transfer (LET), MeV-cm2/mg

Fan's MS Defense

Details of SET Generation Circuits

(a) Along the path traverses, the particle produces a dense radial distribution of electron-hole pairs.

(b) Outside the depletion region the non-equilibrium charge distribution induces a temporary funnel-shaped potential distortion along the trajectory of the event (drift component).

(c) Funnel collapses, diffusion component then dominates the collection process until all excess carriers have been collected, recombined, or diffused away from the junction area.

(d) Current vs. Time to illustrate the charge collection and SET generation.

Fan's MS Defense

SET in CMOS Inverter Circuits

*For example, in ami12 technology, when the output load capacitance is 100fF and the cumulative collected charge is 0.65pC, the amplitude of the voltage pulse is 0.65pC/100fF = 0.65 x10-12C/100 x10-15F = 0.65V .

Fan's MS Defense

Original Contributions of This Research Circuits

Fan's MS Defense

Problem Statement Circuits

- Given background environment data
- Neutron flux
- Background LET distribution
*Those two factors are location dependent.

- Given circuit characteristics
- Technology
- Circuit netlist
- Circuit node sensitive region data
*Those three factors depend on the circuit.

- Estimate neutron caused soft error rate in standard FIT units.

Fan's MS Defense

Occurrence rate Circuits

Proposed Soft Error Model- Single event effect exists as single event transient.
- An SET has its unique characteristics like polarity, waveform, amplitude and duration.
- Environmental neutrons come from cascaded interactions when galactic cosmic rays traverse earth’s atmosphere.

Fan's MS Defense

Error Occurrence Rate Circuits

- Environmental neutron flux is N/cm2-s, where N is the number of particles.
- Each neutron particle bear different energy when it interacts with silicon.
- Not all particles with enough energy will cause an error. There is some probability P per hit for a given particle energy.

For a circuit node with sensitive region A (cm2) and a given particle energy the SER probability per hit is P. If neutron flux rate is N/cm2-s, then the soft error occurrence rate at this node is

(A x P x N)/s

Fan's MS Defense

Single Event Transient (SET) Circuits

- For a circuit node a soft error occurs as a transient signal whose width depends on the energy of the striking neutron.
- The transient width determines whether it can propagate through logic gates. Transient pulse width is the interval between Vdd/2 points.
- The LET probability density function determines the transient width density statistics.

- Typical charge collection depth L is 2μm for bulk silicon.
- An ionizating particle with 1MeV-cm2/mg deposits about 10.8fC charge along each micron on its track. τa is collection time constant and τB is ion-track establishment time constant. Typical value for τa andτB is 1.64x10-10 and 5x10-11 respectively.

Fan's MS Defense

Summarizing Circuits

- We model the soft error with two parameters:
- Occurrence rate
- Single event transient width

- Next, we propose a propagation algorithm for the modeled soft error transient pulses.

Fan's MS Defense

Pulse Widths Probability Density Propagation Circuits

X

Y

X, Y are random variables

X: input pulse width, Y : output pulse width

fX(x): probability density function of X

fY (y): probability density function of Y

Given function g: Y=g(X)

Propagation function through a sensitized gate:

g: Y=g{p: W/L, n:W/L, Cload, technology}

Assume: g is differentiable and an increasing function of X, so g’ and g-1 exist. Then,

1

Fan's MS Defense

Propagation Rule Circuits

We use a linear “3-interval piecewise linear” propagation model to approximate the non-linear function g.

Three-intervals:

- Non-propagation, if Din ≤τp.
- Propagation with attenuation, ifτp < Din <2τp.
- Propagation with no attenuation, if Din 2τp.
Where

- Din: input pulse width
- Dout: output pulse width
- τp : gate input output delay

Dout = Y

0

τp

2τp

Din = X

Fan's MS Defense

Determination of Model Parameter Circuits

- We simulated a CMOS inverter using HSPICE
- This CMOS inverter is in TSMC035 technology, with nmos W/L ratio = 0.6µ/0.24µ and pmos W/L ratio = 1.08µ/0.24µ.
- The proposed 3-interval piecewise linear equation is approximated as

Fan's MS Defense

Pulse Width Density Propagation Through a CMOS Inverter Circuits

Fan's MS Defense

Validating Propagation Model Using HSPICE Simulation Circuits

Simulation of a CMOS inverter in TSMC035 technology with load capacitance 10fF

Fan's MS Defense

Logic SEU Occurrence Rate Propagation Circuits

- Because all pulse widths are greater than or equal to 0, so we have:

- In fX(x) to fY(y) conversion, there is a fraction of pulses being filtered out or attenuated due to electrical masking. We define electrical masking ration (EMR) as:

Fan's MS Defense

Soft error occurrence rate calculation for generic gate Circuits

Fan's MS Defense

Experimental Results for ISCAS85 Circuits Circuits

- Assume probability of SEU per particle hit is 10-4.
- Assume the SET width density per circuit node follows normal distribution with mean µ = 150 and standard deviation σ = 50 for ground level environment.
- At ground level, total neutron flux is 56.5 m-2s-1.
- Circuit are in TSMC035 technology and sensitive region per node is 10 µm2.
- For a circuit with n primary outputs and m nodes, we calculate the SER as:

Fan's MS Defense

SER Results on Workstation Sun Fire 280R Circuits

Fan's MS Defense

SER Results for Inverter Chains Circuits

Fan's MS Defense

Methods Comparison Circuits

Fan's MS Defense

Experimental Results Comparison Circuits

*BPTM: Berkley Predictive Technology Model

Fan's MS Defense

Discussion Circuits

- We take the energy of neutron to be the key factor to induce SEU. In real cases, there can also be secondary particles generated through interaction with neutrons.
- Estimating sensitive regions in silicon is a hard task. Also, the polarity of SET should be taken into account.
- Because on the earth surface, typical error rates are very small, their measurement is time consuming and can produce large discrepancy. This motivates the use of analytical methods.
For example, a circuit may experience 1 SEU in 6 months (4320 hours), equals 231,480 FIT. It is also likely that the circuit has 0 SEU in these 6 months, so the measured SER is 0 FIT.

Fan's MS Defense

Discussion Continued Circuits

- Fan-out stems should be considered. Two situations can arise:
- When an SET goes through a large fan-out, the large load capacitance can eliminate the SET, or
- If it is not canceled by the fan-out node, it will go through multiple fan-out paths to increase the SER.

- It is highly recommended to have more field tests for logic circuits.
- None of these SER approaches consider the process variation effects on SER.

Fan's MS Defense

Conclusion Circuits

- SER in logic and memory chips will continue to increase as devices become more sensitive to soft errors at sea level.
- By modeling the soft errors by two parameters, the occurrence rate and single event transient pulse width density, we are able to effectively account for the electrical masking of circuit.
- Our approach considers more factors and thus gives more realistic soft error rate estimation.

Fan's MS Defense

Publications related to this work Circuits

- F. Wang and V. D. Agrawal, “Single Event Upset: An Embedded Tutorial,” in Proc. 21st IEEE International Conference on VLSI Design, January 2008, pp. 429-434.
- F. Wang and V. D. Agrawal, “Soft Error Rate Determination for Nanometer CMOS VLSI Circuits,” in Proc. 40th IEEE Southeastern Symposium on System Theory, March 16-18, 2008, Paper TA1.
- F. Wang and V. D. Agrawal, “Probabilistic Soft Error Rate Estimation from Statistical SEU Parameters,” in Proc. 17th IEEE North Atlantic Test Workshop, May 2008.
Unpublished work:

- F. Wang and V. D. Agrawal, “Soft Error Considerations for Computer Web Servers”.

Fan's MS Defense

References Circuits

[1] R. R. Rao, K. Chopra, D. Blaauw, and D. Sylvester, “An Efficient Static Algorithm for Computing the Soft Error Rates of Combinational Circuits," Proceedings of the conference on Design automation and test in Europe: Proceedings, pp. 164-169, 2006.

[2] R. Rajaraman, J. S. Kim, N. Vijaykrishnan, Y. Xie, and M. J. Irwin, “SEAT-LA: A Soft Error Analysis Tool for Combinational Logic," VLSI Design, 2006 19th International Conference on, 2006, pp. 499-502.

[3] G. Asadi and M. B. Tahoori, “An Accurate SER Estimation Method Based on Propagation Probability,” Proc. Design Automation and Test in Europe Conf,2005, pp. 306-307.

[4] M. Zhang and N. R. Shanbhag, “A soft error rate analysis (SERA) methodology," in IEEE/ACM International Conference on Computer Aided Design, ICCAD-2004, 2004, pp. 111-118.

[5] T. Rejimon and S. Bhanja, “An Accurate Probabilistic Model for Error Detection," in 18th International Conference on VLSI Design, 2005, pp.717-722.

[6] J. Graham, “Soft errors a problem as SRAM geometries shrink,“http://www.ebnews.com/story/OEG20020128S0079, ebn, 28 Jan 2002.

[7] Wingyu Leung; Fu-Chieh Hsu; Jones, M. E., "The ideal SoC memory: 1T-SRAMTM," Proc.13th Annual IEEE International on ASIC/SOC Conference, vol., no., pp.32-36, 2000

[8] Report, “Soft Errors in Electronic Memory-A White Paper," Technical report, Tezzaron Semiconductor, 2004.

Fan's MS Defense

Thank You Circuits. . .

Fan's MS Defense

Download Presentation

Connecting to Server..