1 / 6

Dissertação 2012/13

. Redução da potência de uma interface de alta velocidade em tecnologia CMOS através de “ clock gating ". Weekly Report. Dissertação 2012/13. Report N.º : 1 Week 18/02/2013 to 22/02/2013 Planed vs Performed work: Synthesis workshop documentation read √

ronald
Download Presentation

Dissertação 2012/13

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. \ Redução da potência de uma interface de alta velocidade em tecnologia CMOS através de “clockgating". WeeklyReport Nelson Silva Weekly Report Dissertação 2012/13

  2. Report N.º: 1 • Week 18/02/2013 to 22/02/2013 • Planed vs Performed work: • Synthesis workshop documentation read √ • Workstation configured √ • Additional Work (not planed) • Access Card PIN code memorized • Comments: Luis Gomes Weekly Report Dissertação 2012/13

  3. Report N.º: 2 • Week 25/02/2013 to 01/03/2013 • Planed vs Performed work: • Read the following documentation: • Welcome Pack: Synthesis.pdf √ • Welcome Pack: Place and route.pdf √ • Project Directory Structure √ • IC Compiler Workshop: Student Guide X • Additional Work (not planed) • none • Comments: • These documents have a lot of information of the main tools that Synopsys use on their project flow. The reading was very useful to understand the basics and how they work. Luis Gomes Weekly Report Dissertação 2012/13

  4. Report N.º: 3 • Week 4/03/2013 to 8/03/2013 • Planed vs Performed work: • Make all Synopsys project flow using a simple digital PLL √ • Analyze all reports √ • Additional Work (not planed) • Complete the reading of IC Compiler Workshop: Student Guide • Comments: • On this week I learned the basics of the tools used on Synopsys project flow (Design Compiler, IC Compiler, Formality, Prime Time, Prime Rail and Star RC). Luis Gomes Weekly Report Dissertação 2012/13

  5. Report N.º: 4 • Week11/03/2013 to15/03/2013 • Planed vs Performed work: • Read the platform documentation (MIPI-TX) √ • Understand the platform architecture √ • Additional Work (not planed) • Meeting with supervisor José Alves to discuss some issues • Comments: • MIPI-TX is a very complex platform but the documentation and the presentation meeting gave a nice overview of the operation modes and architecture. Luis Gomes Weekly Report Dissertação 2012/13

  6. Report N.º: 5 • Week18/03/2013 to22/03/2013 • Planed vs Performed work: • Read the platform documentation (MIPI-TX) • Analyze reports to extract relevant information of the platform such as Area and Power consumption on each operation mode • Additional Work (not planed) • Create the project web page • Comments: Luis Gomes Weekly Report Dissertação 2012/13

More Related