1 / 5

LHCb Upgrade Electronics

LHCb Upgrade Electronics. Mailing list: Go to simba.cern.ch, search for lhcb -upgrade-electronics Link to upgrade electronics meetings: http:// lhcb-elec.web.cern.ch/lhcb-elec/html/upgrade.htm Meetings in 2011: 10 th February (TFC for discussion) 14 th April 9 th June

quana
Download Presentation

LHCb Upgrade Electronics

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. LHCb Upgrade Electronics Mailing list: Go to simba.cern.ch, search for lhcb-upgrade-electronics Link to upgrade electronics meetings: http://lhcb-elec.web.cern.ch/lhcb-elec/html/upgrade.htm Meetings in 2011: 10th February (TFC for discussion) 14th April 9th June 11th August 13th October 8th December LHCb electronics, 9th December 2010

  2. News Reminder: Working group on FPGAs in radiation environment: See mail from Jorgen If you are interested to join, please contact me ACTEL FPGA irradiations: 1st tests by Syracuse 2nd run in planning for early 2011 Parallel irradiation (at CERN?) to be investigated OT + Calo interested so far (maybe also CMS HCAL): anyone else? Front-end simulations (Tomasz Skwarnicki): Data available (contact Tomasz) Sub-detectors starting: Velo well advanced & already producing output for TELL40 simulations – next meeting in January LHCb electronics, 9th December 2010

  3. Architecture: Agree on separation of DAQ from TFC/ECS LHCb electronics, 9th December 2010

  4. 1 R W A B link 350 link LHCb electronics, 9th December 2010

  5. Front-end buffer implementation Traditional FIFO or RAM (a la Calo) Introduces some synchronicity within and between sub-detectors (later BXs in the 350 will be the truncated ones) Dependent on bunch time structure ACTEL users can re-configure ‘easily’, but others…..? Large RAM not so easy to implement in FE ASICs Adds latency to data (350 cycles on average)…… if trigger latency is still 160 cycles, we’ll need to buffer triggers LHCb electronics, 9th December 2010

More Related