1 / 15

Timing Analysis

ECE 545 Lecture 8a. Timing Analysis. R equired reading. P. Chu, RTL Hardware Design using VHDL Chapter 8.6 Timing Analysis of a Synchronous Sequential Circuit Chapter 16.1 Overview of a Clock Distribution Network Chapter 16.2 Timing Analysis with Clock Skew. Hold & Setup Time

powa
Download Presentation

Timing Analysis

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. ECE 545 Lecture 8a Timing Analysis

  2. Required reading • P. Chu, RTL Hardware Design using VHDL • Chapter 8.6 Timing Analysis of a Synchronous • Sequential Circuit • Chapter 16.1 Overview of a Clock Distribution • Network • Chapter 16.2 Timing Analysis with Clock Skew

  3. Hold & Setup Time Metastability ECE 448 – FPGA and ASIC Design with VHDL

  4. Violation of Hold or Setup Time

  5. Response of a Flip-Flop to Timing Violation There exists a third and unstable point of equilibrium between the two stable states representing the binary states 0 and 1 respectively.

  6. Points of Equilibrium in Flip-Flops and Latches

  7. Patterns of Metastable Behavior

  8. Response to Timing Violation

  9. Impact on Downstream Circuitry

  10. Clock Skew ECE 448 – FPGA and ASIC Design with VHDL

  11. Clock Skew

  12. Clock Skew Map for a Cell Processor

  13. Incorrect Clock Tree Layout – Narrow Meander

  14. Optimized Clock Tree Layout – H Tree

  15. Clock Skew - Summary

More Related