# Review S-R flip-flop Clocked S-R flip-flop Edge-triggered flip-flops D, J-K, T flip-flops - PowerPoint PPT Presentation

1 / 12

Review S-R flip-flop Clocked S-R flip-flop Edge-triggered flip-flops D, J-K, T flip-flops S Q R Q’ The S-R Flip-flop (H) (H) The output Q is called the state of the flip-flop S=1, R=0 Sets the state to 1 S=0, R=1 Resets (or Clears) the state to 0 S=0, R=0 is the Hold state

I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.

Review S-R flip-flop Clocked S-R flip-flop Edge-triggered flip-flops D, J-K, T flip-flops

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -

#### Presentation Transcript

• Review S-R flip-flop

• Clocked S-R flip-flop

• Edge-triggered flip-flops

• D, J-K, T flip-flops

S

Q

R

Q’

### The S-R Flip-flop

(H)

(H)

The output Q is called the state of the flip-flop

S=1, R=0 Sets the state to 1

S=0, R=1 Resets (or Clears) the state to 0

S=0, R=0 is the Hold state

S=1, R=1 is not allowed

current state

next state

### Truth Tables, Characterisitic Equation

S R qQ

0 0 0 0

0 0 1 1

0 1 0 0

0 1 1 0

1 0 0 1

1 0 1 1

1 1 0 x

1 1 1 x

HOLD

RESET

SET

not allowed

Because the 11 input will not be allowed, the result is a don’t care, and Q = S + R’q

This is the characteristic equation for an S-R flip-flop

R

S

Q

Q(H) or

Q’ (L)

Q’ (H) or

Q(L)

### A Clocked S-R Flip-flop

S

Q

CLK

R

Q’

When CLK = 0, the flip-flop holds

When CLK = 1

It acts like a regular S-R flip-flop

S

R

CLK

Q

### Clocked S-R Flip-flop

S=1, R=1, can occur as long as the Clock=0

### Edge triggered flip-flops

• For clocked flip-flops, the output reflects the input as long as the clock =1. When the clock=0, the flip-flop is in the hold state.

• For edge-triggered flip-flops, the output only changes at the edge of the clock

• A positive-edge-triggered flip-flop changes state on the low-to-high transition of the clock ( )

• A negative-edge-triggered flip-flop changes state on the high-to-low transition of the clock ( )

S

S

S

Q

Q

Q

R

R

R

Q’

Q’

Q’

### Edge-triggered Symbols

A positive edge triggered flip-flop

Negative edge triggered flip-flops

CLK

### Edge triggered S-R Flip-flops

S

R

Q

Positive edge triggered flip-flop

Q

Negative edge triggered flip-flop

### The D Flip-flop

D

Q

CLK

Q’

When CLK = 0, the flip-flop holds

When CLK = 1D qQ

0 00

0 10

1 01

1 11

Characteristic Equation: Q = D

J

Q

K

Q’

J K qQ

0 0 00

0 0 11

0 1 00

0 1 10

1 0 01

1 0 11

1 1 01

1 1 1 0

Hold

Reset

Set

### The J-K flip-flop

Characteristic Equation

Q = Jq’ + K’q

Invert

(or complement)

T

Q

J

Q

Q’

K

Q’

### The T flip-flop

T

T qQ

0 00

0 11

1 01

1 10

Hold

Invert

(or complement)

Characteristic Equation

Q = Tq’ + T’q