1 / 25

COEN 7501 Grading Scheme

COEN 7501 Grading Scheme. Exam: 40% Project: 60%. COEN 7501 Grading Scheme. Exam: 40% Project: 60%. COEN 7501: Project Grading Scheme. Project (60%) 60% Project Report 20% Project Presentation 10% Participation (Peer Evaluation Form) 10% Project Demo (TA’s Evaluation).

oneida
Download Presentation

COEN 7501 Grading Scheme

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. COEN 7501 Grading Scheme • Exam: 40% • Project: 60%

  2. COEN 7501 Grading Scheme • Exam: 40% • Project: 60%

  3. COEN 7501: Project Grading Scheme • Project (60%) • 60% Project Report • 20% Project Presentation • 10% Participation (Peer Evaluation Form) • 10% Project Demo (TA’s Evaluation)

  4. COEN 7501: Project Grading Scheme • Project (60%) • 60% Project Report • 20% Project Presentation • 10% Participation (Peer Evaluation Form) • 10% Project Demo (TA’s Evaluation)

  5. COEN 7501: Project Report • max. 20 pages (w/o code) • Description of system behavior and function using state machines, block diagrams or circuit structures. • RTL synthesis using Synposys Design Compiler • RTL-gate level Equivalence Checking • Gate-gate level Equivalence Checking (bug hunting) • Description of Verification process in Synopsys Formality/Cadence Conformal • Analysis of verification results • Conclusions (Comments and Challenges)

  6. COEN 7501: Project Grading Scheme • Project (40%) • 60% Project Report • 20% Project Presentation • 10% Participation (Peer Evaluation Form) • 10% Project Demo (TA’s Evaluation)

  7. COEN 7501: Project Presentation • 20 min. Incl. Q&A (by TWO GROUPS!) • System behavior and function • RTL Synthesis • Equivalence Checking (RTL-gate/gate-gate) • Verification process • Analysis of results • Comparison Conformal vs. Formality • Conclusions (Comments and Challenges) • Presentation Skills • Answering Questions

  8. COEN 7501: Project Grading Scheme • Project (40%) • 60% Project Report • 20% Project Presentation • 10% Participation (Peer Evaluation Form) • 10% Project Demo (TA’s Evaluation)

  9. COEN 7501: Project Grading Scheme • Project (40%) • 60% Project Report • 20% Project Presentation • 10% Participation (Peer Evaluation Form) • 10% Project Demo (TA) • 0% Confirmation of Originality (mandatory!)

  10. COEN 7501: Project Deadlines • Project Reports: • Monday June 7, before 5pm! • Mailbox of Dr. Tahar or ECE Dept. Secretary in EV005.139 • Project Presentations: • Wednesday June 9 at 6.30pm! • Classroom: H-401

  11. COEN 7501: Exam • Wednesday June 16 at 6.30pm! • Classroom: H-401 • Extra Office Hours • Tuesday June 15 1-2.30pm • Topics …

  12. COEN 7501: Exam Topics • Introduction • VLSI Design Flow • What’s verification • Verification Challenges • Types of Verification • Formal Verification (Techniques, Tools, Limitations, etc.) • Equivalence Checking • Combinational Equivalence Checking (Principles, Tools) • Propositional Resolution, Stalmark Procedure, ROBDDS • Sequential Equivalence Checking (Principles, Re. Anal.) • Case Study (ATM Switch) • Material allowed: Only Calculators (closed book!)

  13. COEN 7501: Exam Topics • Model Checking • Temporal Logics (LTL, CTL) • Properties Specification • Model Checking Algorithm • Symbolic Model Checking • Case Study (ATM Switch) • Theorem Proving • First and Higher-order Logics • HOL Theorem Prover • Hardware Modeling in HOL • Hardware Verification in HOL • Case Study (RISC Processor) • Material allowed: Only Calculators (closed book!)

  14. COEN 7501: Exam Topics • Introduction • VLSI Design Flow • What’s verification • Verification Challenges • Types of Verification • Formal Verification (Techniques, Tools, Limitations, etc.) • Equivalence Checking • Combinational Equivalence Checking (Principles, Tools) • Propositional Resolution, Stalmark Procedure, ROBDDS • Sequential Equivalence Checking (Principles, Re. Anal.) • Case Study (TSwitch) • Material allowed: Only Calculators (closed book!)

  15. COEN 7501: Exam Topics • Introduction • VLSI Design Flow • What’s verification • Verification Challenges • Types of Verification • Formal Verification (Techniques, Tools, Limitations, etc.) • Equivalence Checking • Combinational Equivalence Checking (Principles, Tools) • Propositional Resolution, Stalmark Procedure, ROBDDS • Sequential Equivalence Checking (Principles, Re. Anal.) • Case Study (ATM Switch) • Material allowed: Only Calculators (closed book!)

  16. COEN 7501: Exam Topics • Model Checking • Temporal Logics (LTL, CTL) • Properties Specification • Model Checking Algorithm • Symbolic Model Checking • Case Study (ATM Switch) • Theorem Proving • First and Higher-order Logics • HOL Theorem Prover • Hardware Modeling in HOL • Hardware Verification in HOL • Case Study (RISC Processor) • Material allowed: Only Calculators (closed book!)

  17. COEN 7501: Exam Topics • Model Checking • Temporal Logics (LTL, CTL) • Properties Specification • Model Checking Algorithm • Symbolic Model Checking • Case Study (ATM Switch) • Theorem Proving • First and Higher-order Logics • HOL Theorem Prover • Hardware Modeling in HOL • Hardware Verification in HOL • Case Study (RISC Processor) • Material allowed: Only Calculators (closed book!)

  18. COEN 7501: Last Remark

  19. COEN 7501: Last Remark Job Opportunities!

  20. COEN 7501: Really Last Remark

  21. COEN 7501: Really Last Remark! • Teaching Evaluation Questionnaire: Don’t forget to do it <<on-line>> (Deadline Wednesday August 16!)

  22. COEN 7501: Really Last Remark! • Teaching Evaluation Questionnaire: Don’t forget to do it on-line ASAP! … and now it’s time to go home! Thank you & Good Luck 

More Related