1 / 10

William Stallings Computer Organization and Architecture 7th Edition

William Stallings Computer Organization and Architecture 7th Edition. Chapter 4 Cache Memory. Locality of Reference. During the course of the execution of a program, memory references tend to cluster e.g. loops. Cache. Small amount of fast memory Sits between normal main memory and CPU

nolan-house
Download Presentation

William Stallings Computer Organization and Architecture 7th Edition

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. William Stallings Computer Organization and Architecture7th Edition Chapter 4 Cache Memory

  2. Locality of Reference • During the course of the execution of a program, memory references tend to cluster • e.g. loops

  3. Cache • Small amount of fast memory • Sits between normal main memory and CPU • May be located on CPU chip or module

  4. Cache/Main Memory Structure

  5. Cache operation – overview • CPU requests contents of memory location • Check cache for this data • If present, get from cache (fast) • If not present, read required block from main memory to cache • Then deliver from cache to CPU • Cache includes tags to identify which block of main memory is in each cache slot

  6. Cache Read Operation - Flowchart

  7. Typical Cache Organization

  8. Direct Mapping • Each block of main memory maps to only one cache line • i.e. if a block is in cache, it must be in one specific place • Address is in two parts • Least Significant w bits identify unique word • Most Significant s bits specify one memory block • The MSBs are split into a cache line field r and a tag of s-r (most significant)

  9. Direct Mapping Cache Organization

  10. Direct Mapping Example

More Related